{"id":"https://openalex.org/W2119264875","doi":"https://doi.org/10.1109/date.2011.5763109","title":"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture","display_name":"Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2119264875","doi":"https://doi.org/10.1109/date.2011.5763109","mag":"2119264875"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027446961","display_name":"Alessandro Strano","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"A Strano","raw_affiliation_strings":["ENDIF University of Ferrara, Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100 Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF University of Ferrara, Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100 Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075046872","display_name":"Carlos G\u00f3mez","orcid":"https://orcid.org/0000-0002-7962-0303"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C Go\u0301mez","raw_affiliation_strings":["Dept. of Computer Engineering, Universidad Politecnica de Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Universidad Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010239929","display_name":"Daniele Ludovici","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D Ludovici","raw_affiliation_strings":["ENDIF University of Ferrara, Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100 Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF University of Ferrara, Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100 Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090163630","display_name":"M. Favalli","orcid":"https://orcid.org/0000-0001-7374-2871"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M Favalli","raw_affiliation_strings":["ENDIF University of Ferrara, Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100 Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF University of Ferrara, Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100 Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033867189","display_name":"Mar\u00eda E. G\u00f3mez","orcid":"https://orcid.org/0000-0003-1466-4118"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M E Go\u0301mez","raw_affiliation_strings":["Dept. of Computer Engineering, Universidad Politecnica de Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Universidad Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D Bertozzi","raw_affiliation_strings":["ENDIF University of Ferrara, Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100 Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF University of Ferrara, Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100 Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5027446961"],"corresponding_institution_ids":["https://openalex.org/I201324441"],"apc_list":null,"apc_paid":null,"fwci":7.4464,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.97661572,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8027295470237732},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7011842131614685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6744268536567688},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6651841402053833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6485078930854797},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.573340892791748},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.5618565082550049},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5063134431838989},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.503804624080658},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.48004376888275146},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4179195463657379},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3696010112762451},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07306462526321411}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8027295470237732},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7011842131614685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6744268536567688},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6651841402053833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6485078930854797},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.573340892791748},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.5618565082550049},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5063134431838989},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.503804624080658},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.48004376888275146},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4179195463657379},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3696010112762451},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07306462526321411},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1431310","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1431310","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W626927905","https://openalex.org/W1548975601","https://openalex.org/W1600358781","https://openalex.org/W1792362277","https://openalex.org/W1981991312","https://openalex.org/W2026037646","https://openalex.org/W2072828521","https://openalex.org/W2095314640","https://openalex.org/W2100253775","https://openalex.org/W2106053735","https://openalex.org/W2114637081","https://openalex.org/W2118022726","https://openalex.org/W2120619871","https://openalex.org/W2124268206","https://openalex.org/W2125231919","https://openalex.org/W2128436801","https://openalex.org/W2131294178","https://openalex.org/W2138586957","https://openalex.org/W2144139026","https://openalex.org/W2145383726","https://openalex.org/W2152712403","https://openalex.org/W2154597023","https://openalex.org/W2158923166","https://openalex.org/W2164203755","https://openalex.org/W2166837505","https://openalex.org/W3140062895","https://openalex.org/W3147704862","https://openalex.org/W3148721767","https://openalex.org/W3151929897","https://openalex.org/W4239366183","https://openalex.org/W4309981097","https://openalex.org/W7073707567"],"related_works":["https://openalex.org/W51919102","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W1527836777","https://openalex.org/W2754086592","https://openalex.org/W2099176192","https://openalex.org/W2108140302","https://openalex.org/W2144357574","https://openalex.org/W2065289416","https://openalex.org/W2000140246"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,50],"built-in":[4],"self-test/self-diagnosis":[5],"procedure":[6],"at":[7,22],"start-up":[8],"of":[9,39,45,63,75,82],"an":[10,79],"on-chip":[11],"network":[12,33],"(NoC).":[13],"Concurrent":[14],"BIST":[15],"operations":[16],"are":[17],"carried":[18],"out":[19],"after":[20],"reset":[21],"each":[23],"switch,":[24],"thus":[25,53],"resulting":[26],"in":[27,49,56,69],"scalable":[28],"test":[29,57],"application":[30],"time":[31],"with":[32,78],"size.":[34],"The":[35],"key":[36],"principle":[37],"consists":[38],"exploiting":[40],"the":[41,46],"inherent":[42],"structural":[43],"redundancy":[44],"NoC":[47],"architecture":[48],"cooperative":[51],"way,":[52],"detecting":[54],"faults":[55,65],"pattern":[58],"generators":[59],"too.":[60],"At-speed":[61],"testing":[62],"stuck-at":[64],"can":[66],"be":[67],"performed":[68],"less":[70,83],"than":[71,84],"1200":[72],"cycles":[73],"regardless":[74],"their":[76],"size,":[77],"hardware":[80],"overhead":[81],"11%.":[85]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":10}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}