{"id":"https://openalex.org/W2145918722","doi":"https://doi.org/10.1109/date.2011.5763106","title":"Clock gating optimization with delay-matching","display_name":"Clock gating optimization with delay-matching","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2145918722","doi":"https://doi.org/10.1109/date.2011.5763106","mag":"2145918722"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043000905","display_name":"Shih-Jung Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Jung Hsu","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","Computer Science and Engineering, Yuan Ze University, Chung-Li, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]},{"raw_affiliation_string":"Computer Science and Engineering, Yuan Ze University, Chung-Li, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","Computer Science and Engineering, Yuan Ze University, Chung-Li, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]},{"raw_affiliation_string":"Computer Science and Engineering, Yuan Ze University, Chung-Li, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":0.4475,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62272083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8193548917770386},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7392878532409668},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6795889139175415},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6253527402877808},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5402834415435791},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5150518417358398},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4968710243701935},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49618202447891235},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.48310375213623047},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.47919973731040955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37552395462989807},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3286847174167633},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20920008420944214},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1766333281993866},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17405542731285095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14937946200370789},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14422109723091125},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08473780751228333}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8193548917770386},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7392878532409668},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6795889139175415},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6253527402877808},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5402834415435791},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5150518417358398},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4968710243701935},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49618202447891235},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.48310375213623047},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.47919973731040955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37552395462989807},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3286847174167633},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20920008420944214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1766333281993866},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17405542731285095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14937946200370789},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14422109723091125},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08473780751228333},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2000378685","https://openalex.org/W2076911836","https://openalex.org/W2098560306","https://openalex.org/W2123953188","https://openalex.org/W2128876681","https://openalex.org/W2136047350","https://openalex.org/W2137310043","https://openalex.org/W2139937095","https://openalex.org/W2149996407","https://openalex.org/W2152938140","https://openalex.org/W2220485320","https://openalex.org/W2232099603","https://openalex.org/W2552719663","https://openalex.org/W4246505939"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W1999924508","https://openalex.org/W2556166322","https://openalex.org/W4249038728","https://openalex.org/W2174922170","https://openalex.org/W2144282137","https://openalex.org/W2117814846"],"abstract_inverted_index":{"Clock":[0],"gating":[1],"is":[2,89],"an":[3],"effective":[4],"method":[5],"of":[6,10,16,22,50,77,100,111],"reducing":[7],"power":[8],"dissipation":[9],"a":[11,24,32,78,101],"high-performance":[12],"circuit.":[13],"However,":[14],"deployment":[15],"gated":[17,41,80,102,113],"cells":[18,42],"increases":[19],"the":[20,84,107,112],"difficulty":[21],"optimizing":[23],"clock":[25,52,66],"tree.":[26,114],"In":[27],"this":[28,37],"paper,":[29],"we":[30],"propose":[31],"delay-matching":[33,79,98],"approach":[34],"to":[35,48,73,91],"addressing":[36],"problem.":[38],"Delay-matching":[39],"uses":[40],"whose":[43],"timing":[44,109],"characteristics":[45,110],"are":[46],"similar":[47],"that":[49],"their":[51],"buffer":[53],"(inverter)":[54],"counterparts.":[55],"It":[56],"attains":[57],"better":[58],"slew":[59],"and":[60,68,93],"much":[61],"smaller":[62],"latency":[63],"with":[64],"comparable":[65],"skew":[67,76],"less":[69],"area":[70],"when":[71],"compared":[72],"type-matching.":[74],"The":[75],"tree,":[81],"just":[82],"like":[83],"one":[85],"generated":[86],"by":[87],"type-matching,":[88],"insensitive":[90],"process":[92],"operating":[94],"corner":[95],"variations.":[96],"Besides,":[97],"ECO":[99],"tree":[103],"excels":[104],"in":[105],"preserving":[106],"original":[108]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}