{"id":"https://openalex.org/W2167675400","doi":"https://doi.org/10.1109/date.2011.5763087","title":"Developing an integrated verification and debug methodology","display_name":"Developing an integrated verification and debug methodology","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2167675400","doi":"https://doi.org/10.1109/date.2011.5763087","mag":"2167675400"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032706346","display_name":"Akitoshi Matsuda","orcid":"https://orcid.org/0000-0003-3902-0626"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"A Matsuda","raw_affiliation_strings":["Department of Automotive Science, Graduate School of Integrated Frontier Science, Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Automotive Science, Graduate School of Integrated Frontier Science, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T Ishihara","raw_affiliation_strings":["System LSI Research Center, Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"System LSI Research Center, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032706346"],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.17975634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.916132926940918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7785210609436035},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7714825868606567},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.7175872325897217},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.668829083442688},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6652857065200806},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.6441431045532227},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5358935594558716},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.5059642195701599},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4914456605911255},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4855470359325409},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.45610764622688293},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.42213237285614014},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4203070402145386},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.41034409403800964},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3708540201187134},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1627436876296997},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.13280603289604187},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.09719899296760559}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.916132926940918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785210609436035},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7714825868606567},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.7175872325897217},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.668829083442688},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6652857065200806},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.6441431045532227},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5358935594558716},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.5059642195701599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4914456605911255},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4855470359325409},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.45610764622688293},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.42213237285614014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4203070402145386},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.41034409403800964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3708540201187134},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1627436876296997},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.13280603289604187},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.09719899296760559}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2153576409"],"related_works":["https://openalex.org/W2535719568","https://openalex.org/W1985271980","https://openalex.org/W2358360848","https://openalex.org/W2135756607","https://openalex.org/W2165346564","https://openalex.org/W2138343703","https://openalex.org/W2023981731","https://openalex.org/W2401743419","https://openalex.org/W4255789569","https://openalex.org/W2004066214"],"abstract_inverted_index":{"As":[0],"design":[1,21,64],"complexity":[2],"of":[3,46,60],"LSI":[4],"systems":[5],"increase,":[6],"so":[7],"does":[8],"the":[9,44,58,74],"verification":[10,38,48,75],"challenges.":[11],"It":[12],"is":[13,55,69],"very":[14],"important,":[15],"yet":[16],"difficult":[17],"to":[18,57,71],"find":[19],"all":[20],"errors":[22],"and":[23,39,49,76],"correct":[24],"them":[25],"in":[26],"a":[27,36,61],"timely":[28],"manner.":[29],"This":[30,52],"paper":[31],"presents":[32],"our":[33],"experience":[34],"with":[35],"new":[37],"debug":[40,77],"methodology":[41],"based":[42],"on":[43],"combination":[45],"formal":[47],"automated":[50],"debugging.":[51],"methodology,":[53],"which":[54],"applied":[56],"development":[59],"DDR2":[62],"memory":[63],"targeted":[65],"for":[66],"an":[67],"FGPA,":[68],"found":[70],"significantly":[72],"reduce":[73],"tasks":[78],"typically":[79],"performed.":[80]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}