{"id":"https://openalex.org/W2159941490","doi":"https://doi.org/10.1109/date.2011.5763082","title":"Variation aware dynamic power management for chip multiprocessor architectures","display_name":"Variation aware dynamic power management for chip multiprocessor architectures","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2159941490","doi":"https://doi.org/10.1109/date.2011.5763082","mag":"2159941490"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063465727","display_name":"Mohammad Ghasemazar","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M Ghasemazar","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063465727"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16800879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7521467804908752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7256225943565369},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.659730851650238},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.578658401966095},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5647188425064087},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5372946262359619},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5226913690567017},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5043600797653198},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4676235318183899},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4291588068008423},{"id":"https://openalex.org/keywords/energy-management","display_name":"Energy management","score":0.42074719071388245},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4119425415992737},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.41042762994766235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40861549973487854},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33213120698928833},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.28939288854599},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2822491526603699},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2071222960948944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1577821969985962},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09669384360313416},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09144061803817749}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7521467804908752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7256225943565369},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.659730851650238},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.578658401966095},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5647188425064087},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5372946262359619},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5226913690567017},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5043600797653198},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4676235318183899},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4291588068008423},{"id":"https://openalex.org/C7817414","wikidata":"https://www.wikidata.org/wiki/Q1779504","display_name":"Energy management","level":3,"score":0.42074719071388245},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4119425415992737},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.41042762994766235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40861549973487854},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33213120698928833},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.28939288854599},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2822491526603699},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2071222960948944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1577821969985962},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09669384360313416},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09144061803817749},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.408.1115","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.408.1115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://atrak.usc.edu/~massoud/Papers/var-aware-DPM-date11.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1532688806","https://openalex.org/W2049867014","https://openalex.org/W2059193309","https://openalex.org/W2096488089","https://openalex.org/W2099873296","https://openalex.org/W2119567691","https://openalex.org/W2126537242","https://openalex.org/W2126940339","https://openalex.org/W2127643746","https://openalex.org/W2134807578","https://openalex.org/W2138584505","https://openalex.org/W2146510091","https://openalex.org/W2157155770","https://openalex.org/W2268129093","https://openalex.org/W3022404379","https://openalex.org/W4292947029"],"related_works":["https://openalex.org/W2141405780","https://openalex.org/W1680268817","https://openalex.org/W2035744377","https://openalex.org/W4236555467","https://openalex.org/W1642255152","https://openalex.org/W2155063924","https://openalex.org/W2137976184","https://openalex.org/W1604605630","https://openalex.org/W2000162505","https://openalex.org/W2069596239"],"abstract_inverted_index":{"With":[0],"the":[1,7,16,29,42,51,96,113,125,129],"increasing":[2],"levels":[3],"of":[4,9,19,44,101,128],"variability":[5,98],"in":[6,15,28,50,60,103],"characteristics":[8],"VLSI":[10],"circuits":[11],"and":[12,25,99,111],"continued":[13],"uncertainty":[14,100],"operating":[17],"conditions":[18,75],"processors,":[20],"achieving":[21],"predictable":[22],"power":[23,47,89,131],"efficiency":[24],"high":[26,126],"performance":[27],"electronic":[30],"systems":[31],"has":[32],"become":[33],"a":[34,81,107],"daunting,":[35],"yet":[36],"vital,":[37],"task.":[38],"This":[39],"paper":[40],"tackles":[41],"problem":[43],"system-level":[45],"dynamic":[46],"management":[48,90,132],"(DPM)":[49],"state-of-the-art":[52],"chip":[53],"multiprocessor":[54],"(CMP)":[55],"architectures":[56],"that":[57,116],"are":[58,69],"manufactured":[59],"nanoscale":[61],"CMOS":[62],"technologies":[63],"with":[64],"large":[65],"process":[66],"variations":[67],"or":[68],"operated":[70],"under":[71],"widely":[72],"varying":[73],"environmental":[74],"over":[76],"their":[77],"lifetime.":[78],"We":[79],"adopt":[80],"Markovian":[82],"Decision":[83],"Process":[84],"based":[85],"approach":[86],"to":[87],"CMP":[88],"problem.":[91],"The":[92],"proposed":[93,130],"technique":[94],"models":[95],"underlying":[97],"parameters":[102],"system":[104],"level":[105],"as":[106],"partially":[108],"observable":[109],"MDP,":[110],"finds":[112],"optimal":[114],"policy":[115],"stochastically":[117],"minimizes":[118],"energy":[119],"per":[120],"request.":[121],"Experimental":[122],"results":[123],"demonstrate":[124],"efficacy":[127],"framework.":[133]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}