{"id":"https://openalex.org/W2103943364","doi":"https://doi.org/10.1109/date.2011.5763079","title":"Steiner tree based rotary clock routing with bounded skew and capacitive load balancing","display_name":"Steiner tree based rotary clock routing with bounded skew and capacitive load balancing","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2103943364","doi":"https://doi.org/10.1109/date.2011.5763079","mag":"2103943364"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029213009","display_name":"Jianchao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianchao Lu","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072530511","display_name":"Vinayak Honkote","orcid":"https://orcid.org/0009-0000-2495-2899"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V Honkote","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100363063","display_name":"Xin Chen","orcid":"https://orcid.org/0000-0002-2057-3733"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xin Chen","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B Taskin","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, 19104","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7093875408172607},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.6190633773803711},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5913789868354797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5821711421012878},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5424343943595886},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.462985634803772},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4626949727535248},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41522902250289917},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3484816551208496},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25792109966278076},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.23822206258773804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20048657059669495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1929832100868225},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1818789839744568},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17027166485786438},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.06900084018707275}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7093875408172607},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.6190633773803711},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5913789868354797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5821711421012878},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5424343943595886},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.462985634803772},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4626949727535248},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41522902250289917},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3484816551208496},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25792109966278076},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.23822206258773804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20048657059669495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1929832100868225},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1818789839744568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17027166485786438},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.06900084018707275},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1585683917","https://openalex.org/W1592570595","https://openalex.org/W1986100061","https://openalex.org/W1989179252","https://openalex.org/W2014857696","https://openalex.org/W2019477788","https://openalex.org/W2023981464","https://openalex.org/W2032842232","https://openalex.org/W2072709984","https://openalex.org/W2074802217","https://openalex.org/W2112595964","https://openalex.org/W2122724421","https://openalex.org/W2136768070","https://openalex.org/W2141461755","https://openalex.org/W2144402314","https://openalex.org/W2148609278","https://openalex.org/W2164846254"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2199871724","https://openalex.org/W4327499872","https://openalex.org/W2362006006","https://openalex.org/W2021808862","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2028052815","https://openalex.org/W2066822161"],"abstract_inverted_index":{"A":[0,46],"novel":[1],"rotary":[2,13,32,109],"clock":[3,37,53,120,173],"network":[4,121],"routing":[5,113,161],"method":[6,114],"is":[7,65,99,115,136,142,178,186],"proposed":[8,58,112],"for":[9],"the":[10,27,31,41,52,57,70,81,92,96,108,118,132,148,156,163,168,182],"low-power":[11],"resonant":[12],"clocking":[14],"technology":[15],"which":[16,68],"guarantees:":[17],"1.":[18],"The":[19,111,127,139,171],"balanced":[20,89,104],"capacitive":[21,105,133],"load":[22,106,134],"driven":[23],"by":[24,144],"each":[25,85],"of":[26,51,62,84,91,158,165],"tapping":[28,97,169],"points":[29,98],"on":[30,43,107],"rings,":[33],"2.":[34],"Customized":[35],"bounded":[36,183],"skew":[38,77,174,184],"among":[39],"all":[40],"registers":[42,71],"chip,":[44],"3.":[45],"sub-optimally":[47],"minimized":[48],"total":[49,82,140],"wirelength":[50,141],"wire":[54],"routes.":[55],"In":[56],"method,":[59],"a":[60,88,103],"forest":[61],"steiner":[63,93,159],"trees":[64,94,166],"first":[66],"created":[67],"connects":[69],"so":[72],"as":[73],"to":[74,95,101,147,167,188],"achieve":[75],"zero":[76],"and":[78,123,162],"greedily":[79],"balance":[80],"capacitance":[83],"tree.":[86],"Then,":[87],"assignment":[90,164],"performed":[100],"guarantee":[102],"network.":[110],"tested":[116],"with":[117],"ISPD":[119],"contest":[122],"IBM":[124],"r1-r5":[125],"benchmarks.":[126],"experimental":[128],"results":[129],"show":[130],"that":[131],"imbalance":[135],"very":[137],"limited.":[138],"reduced":[143],"64.2%":[145],"compared":[146],"best":[149],"previous":[150],"work":[151],"known":[152],"in":[153],"literature":[154],"through":[155],"combination":[157],"tree":[160],"points.":[170],"average":[172],"simulated":[175],"using":[176],"HSPICE":[177],"only":[179],"8.8ps":[180],"when":[181],"target":[185],"set":[187],"10.0ps.":[189]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}