{"id":"https://openalex.org/W2149142646","doi":"https://doi.org/10.1109/date.2011.5763068","title":"Design space exploration for 3D-stacked DRAMs","display_name":"Design space exploration for 3D-stacked DRAMs","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2149142646","doi":"https://doi.org/10.1109/date.2011.5763068","mag":"2149142646"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090870819","display_name":"Christian Weis","orcid":"https://orcid.org/0000-0002-4152-0200"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"C Weis","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"N Wehn","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097910854","display_name":"L Igor","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L Igor","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090870819"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":7.6516,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.97509682,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9404259920120239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6058509349822998},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5700905919075012},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5654857158660889},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5594956874847412},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.514924168586731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5136948823928833},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48909932374954224},{"id":"https://openalex.org/keywords/high-memory","display_name":"High memory","score":0.43929627537727356},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.43395501375198364},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.43321138620376587},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3444382846355438},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3285022974014282},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24684739112854004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2377343773841858},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23772627115249634},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2231232225894928},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22208958864212036},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16641369462013245},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.12178710103034973},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08745795488357544}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9404259920120239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6058509349822998},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5700905919075012},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5654857158660889},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5594956874847412},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.514924168586731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5136948823928833},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48909932374954224},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.43929627537727356},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.43395501375198364},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.43321138620376587},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3444382846355438},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3285022974014282},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24684739112854004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2377343773841858},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23772627115249634},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2231232225894928},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22208958864212036},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16641369462013245},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.12178710103034973},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08745795488357544}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/108909","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/108909","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1983096721","https://openalex.org/W2000631360","https://openalex.org/W2071208935","https://openalex.org/W2077105843","https://openalex.org/W2085087240","https://openalex.org/W2109321893","https://openalex.org/W2110895508","https://openalex.org/W2122473394","https://openalex.org/W2131413854","https://openalex.org/W2150073849","https://openalex.org/W2545960051","https://openalex.org/W3147007208","https://openalex.org/W3148993415","https://openalex.org/W4285719527","https://openalex.org/W4292169167","https://openalex.org/W4300833535","https://openalex.org/W6679697899"],"related_works":["https://openalex.org/W2555826082","https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W1968059333","https://openalex.org/W2621642761","https://openalex.org/W2029945810","https://openalex.org/W3140615508","https://openalex.org/W1677565170","https://openalex.org/W3118754324","https://openalex.org/W2149142646"],"abstract_inverted_index":{"3D":[0,38],"integration":[1,39],"based":[2],"on":[3,51],"TSV":[4],"(through":[5],"silicon":[6],"via)":[7],"technology":[8,80],"enables":[9],"stacking":[10],"of":[11,19,56,101,112,176],"multiple":[12],"memory":[13,28,110],"layers":[14],"and":[15,64,87,171,192],"has":[16],"the":[17,27,52,89,94,123,174,181],"advantage":[18],"higher":[20],"bandwidth":[21],"at":[22],"lower":[23],"energy":[24,34,63,158],"consumption":[25],"for":[26,67,93,108,122,136,186],"interface.":[29],"As":[30],"in":[31],"mobile":[32],"applications":[33],"efficiency":[35,66],"is":[36,40,127,155,180],"key,":[37],"especially":[41],"here":[42],"a":[43,118,130,162],"strategic":[44],"technology.":[45],"In":[46],"this":[47,137,179],"paper":[48],"we":[49],"focus":[50],"design":[53,91,183],"space":[54,184],"exploration":[55,147,185],"3D-stacked":[57,124,187],"DRAMs":[58],"with":[59,129],"respect":[60],"to":[61,71,85,114,161],"performance,":[62],"area":[65],"densities":[68],"from":[69,82,141],"256Mbit":[70],"4Gbit":[72],"per":[73],"3D-DRAM":[74,132,153],"channel.":[75],"We":[76,116],"investigate":[77],"four":[78],"different":[79,190],"nodes":[81],"75nm":[83],"down":[84],"45nm":[86],"show":[88],"optimal":[90],"point":[92],"currently":[95],"most":[96],"common":[97],"commodity":[98,163,196],"DRAM":[99,125,188,197],"density":[100],"1Gbit.":[102],"Multiple":[103],"channels":[104],"can":[105],"be":[106],"combined":[107],"main":[109],"sizes":[111],"up":[113],"32GB.":[115],"present":[117],"functional":[119],"SystemC":[120],"model":[121,138],"which":[126],"coupled":[128],"SDR/DDR":[131],"channel":[133],"controller.":[134],"Parameters":[135],"were":[139],"derived":[140],"detailed":[142],"circuit":[143],"level":[144],"simulations.":[145],"The":[146],"demonstrates":[148],"that":[149],"an":[150],"optimized":[151],"1Gbit":[152],"stack":[154],"15\u00d7":[156],"more":[157],"efficient":[159],"compared":[160],"Low-Power":[164],"DDR":[165],"SDRAM":[166],"part":[167],"without":[168],"IO":[169],"drivers":[170],"pads.":[172],"To":[173],"best":[175],"our":[177],"knowledge":[178],"first":[182],"considering":[189],"technologies":[191],"real":[193],"world":[194],"physical":[195],"data.":[198]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":8}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}