{"id":"https://openalex.org/W2039267132","doi":"https://doi.org/10.1109/date.2011.5763065","title":"Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example","display_name":"Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2039267132","doi":"https://doi.org/10.1109/date.2011.5763065","mag":"2039267132"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation &amp; Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059214704","display_name":"H. Hashempour","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H Hashempour","raw_affiliation_strings":["Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054070138","display_name":"Jos J. Dohmen","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"J Dohmen","raw_affiliation_strings":["Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050826704","display_name":"B. Tasi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bratislav Tasic\u0301","raw_affiliation_strings":["Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013997501","display_name":"B. Kruseman","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B Kruseman","raw_affiliation_strings":["Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055122093","display_name":"C. Hora","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"C Hora","raw_affiliation_strings":["Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009174246","display_name":"Maikel van Beurden","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M van Beurden","raw_affiliation_strings":["Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Methods, Physical Design Methods, Central Research and Development, Foundation Technology, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, Central R&D, Foundation Technology, Design Methods, Physical Design Methods, Eindhoven 5656AE, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":null,"display_name":"Yizi Xing","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Yizi Xing","raw_affiliation_strings":["NXP Semiconductors, Nijmegen, Netherlands","NXP Semiconductors, BU Automotive, BL Automotive AMS, Nijmegen, 6534AB, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Nijmegen, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"NXP Semiconductors, BU Automotive, BL Automotive AMS, Nijmegen, 6534AB, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":2.2802,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.88243858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6390877962112427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5945319533348083},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.5658210515975952},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5619300007820129},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5392864942550659},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5179311633110046},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5123873353004456},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5102560520172119},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4969020187854767},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.46940290927886963},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4681677520275116},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4605817496776581},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4393322169780731},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41213107109069824},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36355048418045044},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3049824833869934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24622824788093567},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17218422889709473},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15800794959068298},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13356614112854004},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12990909814834595},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12594133615493774}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6390877962112427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5945319533348083},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.5658210515975952},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5619300007820129},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5392864942550659},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5179311633110046},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5123873353004456},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5102560520172119},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4969020187854767},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.46940290927886963},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4681677520275116},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4605817496776581},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4393322169780731},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41213107109069824},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36355048418045044},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3049824833869934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24622824788093567},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17218422889709473},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15800794959068298},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13356614112854004},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12990909814834595},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12594133615493774},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation &amp; Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1607445247","https://openalex.org/W1974324874","https://openalex.org/W1994721348","https://openalex.org/W2040707982","https://openalex.org/W2098112833","https://openalex.org/W2099885537","https://openalex.org/W2100022518","https://openalex.org/W2105290633","https://openalex.org/W2129444464","https://openalex.org/W2133229660","https://openalex.org/W2139497890","https://openalex.org/W2145403171","https://openalex.org/W2146685901","https://openalex.org/W2147841887","https://openalex.org/W2155947222","https://openalex.org/W2163133378","https://openalex.org/W2167028949","https://openalex.org/W2168597682","https://openalex.org/W2170907629","https://openalex.org/W2171869881","https://openalex.org/W3145128584"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W2021253405","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2408214455","https://openalex.org/W1950483953","https://openalex.org/W2118133071","https://openalex.org/W2128148266"],"abstract_inverted_index":{"We":[0,71,123],"present":[1],"an":[2,10,25],"application":[3],"of":[4,61,99,117,129],"Defect":[5],"Oriented":[6],"Testing":[7],"(DOT1)":[8],"to":[9,15],"industrial":[11],"mixed":[12,64],"signal":[13,65],"device":[14,23,131],"reduce":[16],"test":[17,36,54,108,115],"time":[18],"and":[19,33,56],"maintain":[20],"quality.":[21],"The":[22,105],"is":[24,39,47,67,110],"automotive":[26],"IC":[27],"product":[28],"with":[29,75,112],"stringent":[30],"quality":[31],"requirements":[32],"a":[34,76,96,120],"mature":[35],"program":[37],"that":[38,81,125],"already":[40],"in":[41,85],"volume":[42],"production.":[43],"A":[44,58],"complete":[45],"flow":[46],"presented":[48],"including":[49],"defect":[50,52],"extraction,":[51],"simulation,":[53],"selection,":[55],"validation.":[57],"major":[59],"challenge":[60,74],"DOT":[62,87],"for":[63],"devices":[66],"the":[68,86,91,113,126,130],"simulation":[69,79],"time.":[70],"address":[72],"this":[73],"new":[77],"fault":[78,92],"algorithm":[80],"provides":[82],"significant":[83],"speedup":[84],"process.":[88],"Based":[89],"on":[90],"simulations,":[93],"we":[94],"determine":[95],"minimal":[97,107],"set":[98,109],"tests":[100,128],"which":[101],"detects":[102],"all":[103],"defects.":[104],"proposed":[106],"compared":[111],"actual":[114],"results":[116],"more":[118],"than":[119],"million":[121],"ICs.":[122],"prove":[124],"production":[127],"can":[132],"be":[133],"reduced":[134],"by":[135],"at":[136],"least":[137],"35%.":[138]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
