{"id":"https://openalex.org/W2164549255","doi":"https://doi.org/10.1109/date.2011.5763058","title":"Counterexample-guided SMT-driven optimal buffer sizing","display_name":"Counterexample-guided SMT-driven optimal buffer sizing","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2164549255","doi":"https://doi.org/10.1109/date.2011.5763058","mag":"2164549255"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation &amp; Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113262114","display_name":"Brendan Brady","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B A Brady","raw_affiliation_strings":["EECS Department, University of California Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052791292","display_name":"Daniel Holcomb","orcid":"https://orcid.org/0000-0002-2052-9820"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D Holcomb","raw_affiliation_strings":["EECS Department, University of California Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064230639","display_name":"Sanjit A. Seshia","orcid":"https://orcid.org/0000-0001-6190-8707"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S A Seshia","raw_affiliation_strings":["EECS Department, University of California Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113262114"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.0931,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81103195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7795224189758301},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.66867595911026},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.6605963110923767},{"id":"https://openalex.org/keywords/counterexample","display_name":"Counterexample","score":0.5710192322731018},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4596822261810303},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.453732430934906},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.43105974793434143},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.361702024936676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3051343262195587},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23930957913398743},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09884986281394958},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09880569577217102}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7795224189758301},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.66867595911026},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.6605963110923767},{"id":"https://openalex.org/C162838799","wikidata":"https://www.wikidata.org/wiki/Q596077","display_name":"Counterexample","level":2,"score":0.5710192322731018},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4596822261810303},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.453732430934906},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.43105974793434143},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.361702024936676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3051343262195587},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23930957913398743},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09884986281394958},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09880569577217102},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation &amp; Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.305.2062","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.305.2062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.berkeley.edu/~sseshia/pubdir/date11-noc.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1481397690","https://openalex.org/W1501077214","https://openalex.org/W1569685617","https://openalex.org/W1592502301","https://openalex.org/W1595885266","https://openalex.org/W1980451599","https://openalex.org/W1986632072","https://openalex.org/W2028417466","https://openalex.org/W2034592364","https://openalex.org/W2055649415","https://openalex.org/W2091158003","https://openalex.org/W2109589569","https://openalex.org/W2109828309","https://openalex.org/W2119677480","https://openalex.org/W2131111769","https://openalex.org/W2149236697","https://openalex.org/W2149281234","https://openalex.org/W2155938123","https://openalex.org/W2158395308","https://openalex.org/W2165973617","https://openalex.org/W2168550848"],"related_works":["https://openalex.org/W2047588290","https://openalex.org/W1472213334","https://openalex.org/W1971506073","https://openalex.org/W2139514495","https://openalex.org/W3005600352","https://openalex.org/W2991043486","https://openalex.org/W2993622056","https://openalex.org/W2015228575","https://openalex.org/W2954647668","https://openalex.org/W1539247619"],"abstract_inverted_index":{"The":[0],"quality":[1],"of":[2,11,88],"network-on-chip":[3],"(NoC)":[4],"designs":[5,93],"depends":[6],"crucially":[7],"on":[8,63,72,91],"the":[9,45,86],"size":[10,48],"buffers":[12,17],"in":[13,49],"NoC":[14,92],"components.":[15],"While":[16],"impose":[18],"a":[19,40],"significant":[20],"area":[21],"and":[22,32,57,98],"power":[23],"overhead,":[24],"they":[25],"are":[26],"essential":[27],"for":[28,43],"ensuring":[29],"high":[30],"throughput":[31,56],"low":[33],"latency.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"present":[39],"new":[41],"approach":[42,67],"minimizing":[44],"cumulative":[46],"buffer":[47],"on-chip":[50],"networks,":[51],"so":[52],"as":[53],"to":[54],"meet":[55],"latency":[58],"requirements,":[59],"given":[60],"high-level":[61],"specifications":[62],"traffic":[64],"behavior.":[65],"Our":[66],"uses":[68],"model":[69],"checking":[70],"based":[71],"satisfiability":[73],"modulo":[74],"theories":[75],"(SMT)":[76],"solvers,":[77],"within":[78],"an":[79],"overall":[80],"counterexample-guided":[81],"synthesis":[82],"loop.":[83],"We":[84],"demonstrate":[85],"effectiveness":[87],"our":[89],"technique":[90],"involving":[94],"arbitration,":[95],"credit":[96],"logic,":[97],"virtual":[99],"channels.":[100]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}
