{"id":"https://openalex.org/W2145376025","doi":"https://doi.org/10.1109/date.2011.5763026","title":"Sub-clock power-gating technique for minimising leakage power during active mode","display_name":"Sub-clock power-gating technique for minimising leakage power during active mode","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2145376025","doi":"https://doi.org/10.1109/date.2011.5763026","mag":"2145376025"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037991791","display_name":"Jatin N. Mistry","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"J N Mistry","raw_affiliation_strings":["School of Electronics & Computer Science, University of Southampton, UK","[School of Electronics and Computer Science, University of Southampton, U.K.]"],"affiliations":[{"raw_affiliation_string":"School of Electronics & Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"[School of Electronics and Computer Science, University of Southampton, U.K.]","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012783672","display_name":"Bashir M. Al\u2010Hashimi","orcid":"https://orcid.org/0000-0002-3591-1328"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"B M Al-Hashimi","raw_affiliation_strings":["School of Electronics & Computer Science, University of Southampton, UK","[School of Electronics and Computer Science, University of Southampton, U.K.]"],"affiliations":[{"raw_affiliation_string":"School of Electronics & Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"[School of Electronics and Computer Science, University of Southampton, U.K.]","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032160199","display_name":"David Flynn","orcid":"https://orcid.org/0000-0002-1024-3618"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D Flynn","raw_affiliation_strings":["ARM Limited, Cambridge, UK","ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Limited, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]},{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052119665","display_name":"Stephen Hill","orcid":"https://orcid.org/0000-0001-6742-3620"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S Hill","raw_affiliation_strings":["ARM Limited, Cambridge, UK","ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Limited, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]},{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037991791"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":3.512,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93200028,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9079158306121826},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8958772420883179},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6078609228134155},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5587878823280334},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5402031540870667},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.526441216468811},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5240633487701416},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43672293424606323},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.43176108598709106},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4219307005405426},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37722116708755493},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36433374881744385},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3595951795578003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34233683347702026},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3112342655658722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3031122088432312},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2773427963256836},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.24132177233695984},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10267162322998047}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9079158306121826},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8958772420883179},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6078609228134155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5587878823280334},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5402031540870667},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.526441216468811},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5240633487701416},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43672293424606323},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.43176108598709106},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4219307005405426},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37722116708755493},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36433374881744385},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3595951795578003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34233683347702026},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3112342655658722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3031122088432312},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2773427963256836},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.24132177233695984},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10267162322998047},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.soton.ac.uk:271768","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2048984379","https://openalex.org/W2062395401","https://openalex.org/W2089119463","https://openalex.org/W2099278122","https://openalex.org/W2122846829","https://openalex.org/W2125263803","https://openalex.org/W2125488136","https://openalex.org/W2146518537"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W3127845477","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W2938543345","https://openalex.org/W4390197045","https://openalex.org/W2421981162","https://openalex.org/W2102121056","https://openalex.org/W2003272148"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,73,106],"new":[4],"technique,":[5],"called":[6],"sub-clock":[7,102],"power":[8,13,28,33,44,68,103,108,114],"gating,":[9,104],"for":[10],"reducing":[11],"leakage":[12,113],"in":[14,105,121,124],"digital":[15],"circuits.":[16],"The":[17,52],"proposed":[18,53],"technique":[19,54,78],"works":[20],"concurrently":[21],"with":[22,62],"voltage":[23],"and":[24,27,88,118,129],"frequency":[25],"scaling":[26],"reduction":[29],"is":[30,47,79],"achieved":[31],"by":[32,93],"gating":[34,45,69],"within":[35],"the":[36,66,77,125],"clock":[37],"cycle":[38],"during":[39,49],"active":[40],"mode":[41],"unlike":[42],"traditional":[43],"which":[46],"applied":[48],"idle":[50],"mode.":[51],"can":[55],"be":[56],"implemented":[57],"using":[58,81],"standard":[59,67],"EDA":[60],"tools":[61],"simple":[63],"modifications":[64],"to":[65,99],"design":[70],"flow.":[71],"Using":[72],"90nm":[74],"technology":[75],"library,":[76],"validated":[80],"two":[82],"case":[83,126],"studies:":[84],"16-bit":[85],"parallel":[86],"multiplier":[87,128],"ARM":[89],"Cortex-M0\u2122":[90],"microprocessor,":[91,130],"provided":[92],"our":[94],"industrial":[95],"project":[96],"partner.":[97],"Compared":[98],"designs":[100],"without":[101],"given":[107],"budget,":[109],"we":[110],"show":[111],"that":[112],"saved":[115],"allows":[116],"45\u00d7":[117],"2.5\u00d7":[119],"improvements":[120],"energy":[122],"efficiency":[123],"of":[127],"respectively.":[131]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}