{"id":"https://openalex.org/W2104556558","doi":"https://doi.org/10.1109/date.2011.5763018","title":"Cross-layer optimized placement and routing for FPGA soft error mitigation","display_name":"Cross-layer optimized placement and routing for FPGA soft error mitigation","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2104556558","doi":"https://doi.org/10.1109/date.2011.5763018","mag":"2104556558"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053045871","display_name":"Keheng Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Keheng Huang","raw_affiliation_strings":["Chinese Academy of Sciences, Beijing, Beijing, CN","Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR. China, 100190"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Beijing, Beijing, CN","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR. China, 100190","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100721274","display_name":"Yu Hen Hu","orcid":"https://orcid.org/0000-0003-3427-0677"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Hu","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR. China, 100190"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR. China, 100190","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023380073","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-0874-814X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR. China, 100190"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, PR. China, 100190","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.79,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84097352,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7611016035079956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7482491731643677},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.736975371837616},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7140921354293823},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6409054398536682},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5880544185638428},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5768187642097473},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.4826558232307434},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.47507065534591675},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4623611569404602},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44321560859680176},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4355129897594452},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41546571254730225},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34831535816192627},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28123170137405396},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2684723734855652},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17431017756462097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1318499743938446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13029780983924866},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07732155919075012}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7611016035079956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7482491731643677},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.736975371837616},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7140921354293823},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6409054398536682},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5880544185638428},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5768187642097473},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.4826558232307434},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.47507065534591675},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4623611569404602},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44321560859680176},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4355129897594452},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41546571254730225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34831535816192627},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28123170137405396},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2684723734855652},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17431017756462097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1318499743938446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13029780983924866},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07732155919075012},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W127379535","https://openalex.org/W227398617","https://openalex.org/W1970885193","https://openalex.org/W2013784404","https://openalex.org/W2047357356","https://openalex.org/W2054631220","https://openalex.org/W2061783171","https://openalex.org/W2114151714","https://openalex.org/W2116097016","https://openalex.org/W2122512228","https://openalex.org/W2126240789","https://openalex.org/W2131044255","https://openalex.org/W2139637699","https://openalex.org/W2165217793","https://openalex.org/W2170402627","https://openalex.org/W2275083152","https://openalex.org/W3014325818","https://openalex.org/W3149083303","https://openalex.org/W4243597858","https://openalex.org/W4252183160","https://openalex.org/W4252197513","https://openalex.org/W4285719527","https://openalex.org/W6605246039","https://openalex.org/W6675427926","https://openalex.org/W6679345621","https://openalex.org/W6680692090","https://openalex.org/W6684233118","https://openalex.org/W7027510970"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2363504003","https://openalex.org/W2066033226","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W1030007664"],"abstract_inverted_index":{"As":[0],"the":[1,22,39,44,55,59,80,97,101,105,114,118,138,145,154],"feature":[2],"size":[3],"of":[4,21,58,117],"FPGA":[5],"shrinks":[6],"to":[7,75,95],"nanometers,":[8],"soft":[9,33,48],"errors":[10],"increasingly":[11],"become":[12],"an":[13],"important":[14],"concern":[15],"for":[16],"SRAM-based":[17],"FPGAs.":[18],"Without":[19],"consideration":[20],"application":[23,60,81,102,119],"level":[24,61,82,103,107,120],"impact,":[25],"existing":[26],"reliability-oriented":[27],"placement":[28,91,141,148],"and":[29,77,92,104,126,142,149,161],"routing":[30,93,143,150],"approaches":[31],"analyze":[32],"error":[34,49],"rate":[35],"(SER)":[36],"only":[37],"at":[38],"physical":[40,106],"level,":[41],"consequently":[42],"completing":[43],"design":[45],"with":[46,137,158],"suboptimal":[47],"mitigation.":[50],"Our":[51],"analysis":[52,74],"shows":[53],"that":[54],"statistical":[56],"variation":[57],"factor":[62,108,121],"is":[63,131],"significant.":[64],"Hence":[65],"in":[66],"this":[67],"work,":[68],"we":[69,86],"first":[70],"propose":[71,87],"a":[72,88],"cube-based":[73,124],"efficiently":[76],"accurately":[78],"evaluate":[79],"factor.":[83],"And":[84],"then":[85],"cross-layer":[89,146],"optimized":[90,147],"algorithm":[94,151],"reduce":[96,153],"SER":[98,155],"by":[99,156],"incorporating":[100],"together.":[109],"Experimental":[110],"results":[111],"show":[112],"that,":[113],"average":[115],"difference":[116],"between":[122],"our":[123],"method":[125],"Monte":[127],"Carlo":[128],"golden":[129],"simulation":[130],"less":[132],"than":[133],"0.01.":[134],"Moreover,":[135],"compared":[136],"baseline":[139],"VPR":[140],"technique,":[144],"can":[152],"14%":[157],"no":[159],"area":[160],"performance":[162],"overhead.":[163]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}