{"id":"https://openalex.org/W2102547348","doi":"https://doi.org/10.1109/date.2011.5763015","title":"Logic synthesis and physical design: Quo vadis?","display_name":"Logic synthesis and physical design: Quo vadis?","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2102547348","doi":"https://doi.org/10.1109/date.2011.5763015","mag":"2102547348"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/162437","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I4210158120","display_name":"Swiss Epilepsy Center","ror":"https://ror.org/05xnnea38","country_code":"CH","type":"other","lineage":["https://openalex.org/I4210158120"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"G De Micheli","raw_affiliation_strings":["EPF Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I4210158120","https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072927296"],"corresponding_institution_ids":["https://openalex.org/I4210158120","https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.895,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71406482,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.8772966861724854},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7902871370315552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6284971237182617},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6030833721160889},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5905110239982605},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5489384531974792},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5434300303459167},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5313875079154968},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4957974851131439},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.461503803730011},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4541834890842438},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45407968759536743},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.44740867614746094},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44404134154319763},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.38325735926628113},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35639458894729614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25996851921081543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12815076112747192}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.8772966861724854},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7902871370315552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6284971237182617},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6030833721160889},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5905110239982605},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5489384531974792},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5434300303459167},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5313875079154968},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4957974851131439},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.461503803730011},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4541834890842438},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45407968759536743},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.44740867614746094},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44404134154319763},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.38325735926628113},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35639458894729614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25996851921081543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12815076112747192}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:162437","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/162437","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:162437","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/162437","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2036887642","https://openalex.org/W2124007645"],"related_works":["https://openalex.org/W1995821058","https://openalex.org/W3129822007","https://openalex.org/W2157541699","https://openalex.org/W146048418","https://openalex.org/W2146894108","https://openalex.org/W2157874690","https://openalex.org/W4386859294","https://openalex.org/W2543290882","https://openalex.org/W2077246255","https://openalex.org/W1925985328"],"abstract_inverted_index":{"Virtually":[0],"all":[1,187],"current":[2],"integrated":[3,216],"circuits":[4],"and":[5,16,30,58,119,164,218],"systems":[6],"would":[7],"not":[8,209],"exist":[9],"without":[10],"the":[11,26,53,62,74,86,124,137,141,158,170,178,199,202,225,234],"use":[12,200],"of":[13,56,126,144,201,215,230,236],"logic":[14,90,118,163,217],"synthesis":[15,66],"physical":[17,112,120,165,219],"design":[18,21,44,121,128,160,166,184,228],"tools.":[19],"These":[20],"technologies":[22,146],"were":[23],"developed":[24],"in":[25,68,85,104,193,227],"last":[27],"fifty":[28],"years":[29],"it":[31],"is":[32,208],"hard":[33],"to":[34,40,93,101,150,168,176,181,239],"say":[35],"if":[36],"they":[37],"have":[38],"come":[39],"full":[41],"maturity.":[42],"Physical":[43],"evolved":[45,67],"from":[46,73],"methods":[47],"used":[48],"for":[49,61,111],"printed-circuit":[50],"boards,":[51],"where":[52,131],"classic":[54,75],"problems":[55],"placement":[57],"routing":[59],"surfaced":[60],"first":[63],"time.":[64],"Logic":[65],"a":[69,82,99,183,240],"different":[70],"trajectory,":[71],"starting":[72],"works":[76],"on":[77],"switching":[78],"theory,":[79],"but":[80],"took":[81],"sharp":[83],"turn":[84],"eighties":[87],"when":[88],"multi-level":[89],"synthesis,":[91],"coupled":[92],"semicustom":[94],"technologies,":[95],"provided":[96],"designers":[97],"with":[98,198],"means":[100],"map":[102],"models":[103],"hardware":[105],"description":[106],"languages":[107],"into":[108],"netlists":[109],"ready":[110],"design.":[113],"The":[114,213],"clear":[115],"separation":[116,149],"between":[117],"tasks":[122],"enabled":[123],"development":[125,235],"effective":[127],"tool":[129,220],"flows,":[130,221],"signoff":[132],"could":[133],"be":[134],"done":[135],"at":[136],"netlist":[138],"level.":[139],"Nevertheless,":[140],"relentless":[142],"downscaling":[143],"semiconductor":[145],"forced":[147],"this":[148,206],"disappear,":[151],"once":[152],"circuit":[153],"delays":[154],"became":[155],"interconnect-dominated.":[156],"Since":[157],"nineties,":[159],"flows":[161,238],"combined":[162],"tools":[167],"address":[169],"so-called":[171],"timing":[172,188,204],"closure":[173],"problem,":[174],"i.e.,":[175],"reduce":[177],"designer":[179],"effort":[180],"synthesize":[182],"that":[185],"satisfies":[186],"constraints.":[189],"Despite":[190],"many":[191],"efforts":[192],"various":[194],"directions,":[195],"most":[196],"notably":[197],"fixed":[203],"methodology,":[205],"problem":[207],"completely":[210],"solved":[211],"yet.":[212],"complexity":[214],"as":[222,224],"well":[223],"decrease":[226],"starts":[229],"large":[231],"ASICs,":[232],"limits":[233],"these":[237],"few":[241],"EDA":[242],"companies.":[243]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}