{"id":"https://openalex.org/W3148399485","doi":"https://doi.org/10.1109/date.2010.5457197","title":"Energy-performance design space exploration in SMT architectures exploiting selective load value predictions","display_name":"Energy-performance design space exploration in SMT architectures exploiting selective load value predictions","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3148399485","doi":"https://doi.org/10.1109/date.2010.5457197","mag":"3148399485"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048332365","display_name":"\u00c1rp\u00e1d Gell\u00e9rt","orcid":"https://orcid.org/0000-0002-5482-967X"},"institutions":[{"id":"https://openalex.org/I124121301","display_name":"Lucian Blaga University of Sibiu","ror":"https://ror.org/026gdz537","country_code":"RO","type":"education","lineage":["https://openalex.org/I124121301"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"A Gellert","raw_affiliation_strings":["Computer Science and Engineering Department, Lucian Blaga University of Sibiu, Romania"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Lucian Blaga University of Sibiu, Romania","institution_ids":["https://openalex.org/I124121301"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082538288","display_name":"Gregory J. Palermo","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G Palermo","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V Zaccaria","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028941640","display_name":"Adrian Florea","orcid":"https://orcid.org/0000-0003-0278-4825"},"institutions":[{"id":"https://openalex.org/I124121301","display_name":"Lucian Blaga University of Sibiu","ror":"https://ror.org/026gdz537","country_code":"RO","type":"education","lineage":["https://openalex.org/I124121301"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"A Florea","raw_affiliation_strings":["Computer Science and Engineering Department, Lucian Blaga University of Sibiu, Romania"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Lucian Blaga University of Sibiu, Romania","institution_ids":["https://openalex.org/I124121301"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033864373","display_name":"Lucian Vin\u0163an","orcid":"https://orcid.org/0000-0002-6328-7577"},"institutions":[{"id":"https://openalex.org/I124121301","display_name":"Lucian Blaga University of Sibiu","ror":"https://ror.org/026gdz537","country_code":"RO","type":"education","lineage":["https://openalex.org/I124121301"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"L Vintan","raw_affiliation_strings":["Computer Science and Engineering Department, Lucian Blaga University of Sibiu, Romania"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Lucian Blaga University of Sibiu, Romania","institution_ids":["https://openalex.org/I124121301"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C Silvano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5048332365"],"corresponding_institution_ids":["https://openalex.org/I124121301"],"apc_list":null,"apc_paid":null,"fwci":0.9987,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79425653,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997559309005737},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7808611392974854},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.721186637878418},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7127186059951782},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6662037372589111},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.6041263937950134},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5310421586036682},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4981417655944824},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4920608401298523},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4730773866176605},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.471316397190094},{"id":"https://openalex.org/keywords/value","display_name":"Value (mathematics)","score":0.4234650135040283},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41708576679229736},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3483591079711914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3392448425292969},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.09362843632698059}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997559309005737},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7808611392974854},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.721186637878418},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7127186059951782},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6662037372589111},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6041263937950134},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5310421586036682},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4981417655944824},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4920608401298523},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4730773866176605},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.471316397190094},{"id":"https://openalex.org/C2776291640","wikidata":"https://www.wikidata.org/wiki/Q2912517","display_name":"Value (mathematics)","level":2,"score":0.4234650135040283},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41708576679229736},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3483591079711914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3392448425292969},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.09362843632698059},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1600674418","https://openalex.org/W2000215536","https://openalex.org/W2015905105","https://openalex.org/W2095872092","https://openalex.org/W2113853042","https://openalex.org/W2116539416","https://openalex.org/W2127734493","https://openalex.org/W2150073849","https://openalex.org/W2152318498","https://openalex.org/W2160401437","https://openalex.org/W2725179571","https://openalex.org/W3140903683","https://openalex.org/W4250075075","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W4386869637","https://openalex.org/W2169880332","https://openalex.org/W2099305970","https://openalex.org/W4387251174","https://openalex.org/W3009555776","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2087838646","https://openalex.org/W2167303720","https://openalex.org/W1563139915"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,35,53,70,128,142],"design":[4],"space":[5],"exploration":[6],"of":[7,34,43,77,83,89,110,117],"selective":[9,85],"load":[10,22,37,131],"value":[11,23,132],"prediction":[12,133],"scheme":[13,61],"suitable":[14],"for":[15],"energy-aware":[16],"Simultaneous":[17],"Multi-Threaded":[18],"(SMT)":[19],"architectures.":[20],"A":[21],"predictor":[24,55,67,86,104],"is":[25,121],"an":[26,58],"architectural":[27,49],"enhancement":[28,50],"which":[29],"speculates":[30],"over":[31],"the":[32,41,44,66,74,81,84,102,114,118,147],"results":[33,137],"micro-processor":[36],"instruction":[38],"to":[39,57,64],"speedup":[40],"execution":[42],"following":[45],"instructions.":[46],"The":[47,135],"proposed":[48,103],"differs":[51],"from":[52],"classic":[54,129],"due":[56],"improved":[59],"selection":[60],"that":[62],"allows":[63],"activate":[65],"only":[68],"when":[69,113],"miss":[71],"occurs":[72],"in":[73,87,152],"first":[75],"level":[76],"cache.":[78],"We":[79],"analyze":[80],"effectiveness":[82],"terms":[88,109],"overall":[90,111],"energy":[91],"reduction":[92],"and":[93,123,154],"performance":[94],"improvement.":[95],"To":[96],"this":[97],"end,":[98],"we":[99,124],"show":[100],"how":[101],"can":[105],"produce":[106],"benefits":[107],"(in":[108],"cost)":[112],"cache":[115],"size":[116],"SMT":[119,144,153],"architecture":[120],"reduced":[122],"compare":[125],"it":[126],"with":[127,141],"non-selective":[130],"scheme.":[134],"experimental":[136],"have":[138],"been":[139],"gathered":[140],"state-of-the-art":[143],"simulator":[145],"running":[146],"SPEC2000":[148],"benchmark":[149],"suite,":[150],"both":[151],"non-SMT":[155],"mode.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}