{"id":"https://openalex.org/W3144573847","doi":"https://doi.org/10.1109/date.2010.5457192","title":"Timing modeling for digital sub-threshold circuits","display_name":"Timing modeling for digital sub-threshold circuits","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3144573847","doi":"https://doi.org/10.1109/date.2010.5457192","mag":"3144573847"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081263472","display_name":"Niklas Lotze","orcid":"https://orcid.org/0000-0002-8021-1427"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Niklas Lotze","raw_affiliation_strings":["Department of Microsystems Engineering, Laboratory of Microelectronics, University of Freiburg, IMTEK, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Microsystems Engineering, Laboratory of Microelectronics, University of Freiburg, IMTEK, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063688577","display_name":"Jacob G\u00f6ppert","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jacob Goppert","raw_affiliation_strings":["Department of Microsystems Engineering, Laboratory of Microelectronics, University of Freiburg, IMTEK, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Microsystems Engineering, Laboratory of Microelectronics, University of Freiburg, IMTEK, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052080512","display_name":"Yiannos Manoli","orcid":"https://orcid.org/0000-0003-2805-0539"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yiannos Manoli","raw_affiliation_strings":["Department of Microsystems Engineering, Laboratory of Microelectronics, University of Freiburg, IMTEK, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Microsystems Engineering, Laboratory of Microelectronics, University of Freiburg, IMTEK, Germany","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081263472"],"corresponding_institution_ids":["https://openalex.org/I161046081"],"apc_list":null,"apc_paid":null,"fwci":1.1546,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82297533,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6861082315444946},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6059837341308594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6043099761009216},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5890781879425049},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5530295968055725},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5454167127609253},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5384833812713623},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5087502598762512},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4844543933868408},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.4488643407821655},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4478411078453064},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4149773418903351},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4089243412017822},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35585469007492065},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3284032344818115},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21581631898880005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19614550471305847},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15688350796699524}],"concepts":[{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6861082315444946},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6059837341308594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6043099761009216},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5890781879425049},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5530295968055725},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5454167127609253},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5384833812713623},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5087502598762512},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4844543933868408},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4488643407821655},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4478411078453064},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4149773418903351},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4089243412017822},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35585469007492065},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3284032344818115},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21581631898880005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19614550471305847},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15688350796699524},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457192","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1966741973","https://openalex.org/W2017216250","https://openalex.org/W2065183790","https://openalex.org/W2101466451","https://openalex.org/W2108519747","https://openalex.org/W2161380844","https://openalex.org/W2162250277","https://openalex.org/W3139022131","https://openalex.org/W4230035938","https://openalex.org/W4230854430","https://openalex.org/W4239145761","https://openalex.org/W6675374072","https://openalex.org/W6683473956","https://openalex.org/W6792212058"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W3015599398","https://openalex.org/W2145535176","https://openalex.org/W2188730438","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W2345182073","https://openalex.org/W1986294008","https://openalex.org/W2101512735"],"abstract_inverted_index":{"Despite":[0],"an":[1],"increasing":[2],"interest":[3],"in":[4,16,68,77,113,147,151],"digital":[5],"subthreshold":[6],"circuits":[7],"little":[8],"research":[9],"has":[10],"been":[11],"dedicated":[12],"to":[13,30,85,106,138],"timing":[14,24,36,39,53,94],"modeling":[15,28,92,121],"this":[17,69,78],"voltage":[18,70],"domain":[19,71],"so":[20],"far.":[21],"Especially":[22],"high":[23,100],"variabilities":[25],"makes":[26],"proper":[27],"necessary":[29],"allow":[31],"for":[32],"the":[33,42,64,91,99,114],"prediction":[34],"of":[35,93],"behavior":[37],"and":[38,58,83,98,136,149],"yield":[40],"on":[41],"path":[43],"towards":[44],"design":[45],"automation.":[46],"This":[47],"paper":[48],"first":[49],"deals":[50],"with":[51,110],"gate":[52,103],"characterization":[54,60],"at":[55],"sub-threshold":[56],"voltages":[57],"a":[59],"waveform":[61],"well":[62],"resembling":[63],"actual":[65],"transistor-level":[66,132,140],"waveforms":[67],"is":[72,81,96,134],"proposed.":[73],"The":[74],"error":[75],"made":[76],"abstraction":[79],"step":[80],"identified":[82],"shown":[84,137],"be":[86],"typically":[87],"below":[88],"3%.":[89],"Secondly,":[90],"variability":[95],"considered":[97],"correlation":[101],"between":[102],"delays":[104],"due":[105],"slope":[107],"propagation":[108],"combined":[109],"strong":[111],"non-linearities":[112],"delay-slope":[115],"dependencies":[116],"are":[117],"pointed":[118],"out":[119],"as":[120],"challenges.":[122],"A":[123],"path-based":[124],"logic-level":[125],"Monte-Carlo":[126,141],"technique,":[127],"already":[128],"magnitudes":[129],"faster":[130],"than":[131,145],"simulation,":[133],"applied":[135],"match":[139],"simulation":[142],"results":[143],"better":[144],"3%":[146],"mean":[148],"7%":[150],"standard":[152],"deviation":[153],"values.":[154]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}