{"id":"https://openalex.org/W3151144990","doi":"https://doi.org/10.1109/date.2010.5457187","title":"Low-power FinFET circuit synthesis using surface orientation optimization","display_name":"Low-power FinFET circuit synthesis using surface orientation optimization","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3151144990","doi":"https://doi.org/10.1109/date.2010.5457187","mag":"3151144990"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000714311","display_name":"Prateek Mishra","orcid":"https://orcid.org/0000-0003-1276-1678"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prateek Mishra","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000714311"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":2.3091,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.89528,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"311","last_page":"314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6329165101051331},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5691332221031189},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5641366839408875},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5405513048171997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.518939733505249},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47567954659461975},{"id":"https://openalex.org/keywords/plane","display_name":"Plane (geometry)","score":0.44982051849365234},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4280078411102295},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.42620405554771423},{"id":"https://openalex.org/keywords/orientation","display_name":"Orientation (vector space)","score":0.42606717348098755},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4007246494293213},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2519921660423279},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24273478984832764},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21454209089279175},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17123296856880188},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.06815844774246216}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6329165101051331},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5691332221031189},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5641366839408875},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5405513048171997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.518939733505249},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47567954659461975},{"id":"https://openalex.org/C17825722","wikidata":"https://www.wikidata.org/wiki/Q17285","display_name":"Plane (geometry)","level":2,"score":0.44982051849365234},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4280078411102295},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.42620405554771423},{"id":"https://openalex.org/C16345878","wikidata":"https://www.wikidata.org/wiki/Q107472979","display_name":"Orientation (vector space)","level":2,"score":0.42606717348098755},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4007246494293213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2519921660423279},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24273478984832764},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21454209089279175},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17123296856880188},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.06815844774246216},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1999483775","https://openalex.org/W2044782068","https://openalex.org/W2058283199","https://openalex.org/W2105874609","https://openalex.org/W2113013533","https://openalex.org/W2120985183","https://openalex.org/W2131427072","https://openalex.org/W2160948307","https://openalex.org/W4249985154","https://openalex.org/W6650061924","https://openalex.org/W6678049473"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2909211499","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W3119688974"],"abstract_inverted_index":{"FinFETs":[0,129],"with":[1],"channel":[2,98],"surface":[3,84],"along":[4],"the":[5,14,19,30,36,39,52,140,169],"<110>":[6,31],"plane":[7,32],"can":[8,42,61],"be":[9,43,62],"easily":[10],"fabricated":[11],"by":[12,16,45],"rotating":[13],"fins":[15],"45\u00b0":[17],"from":[18],"<100>":[20,37,54],"plane.":[21],"By":[22],"designing":[23],"logic":[24,55,90],"gates,":[25,161],"which":[26,93],"have":[27],"pFinFETs":[28],"in":[29,35,59,68,112,130],"and":[33,118],"nFinFETs":[34],"plane,":[38],"gate":[40],"delay":[41,60,117,164],"reduced":[44,66],"as":[46,48],"much":[47],"14%,":[49],"compared":[50],"to":[51,114,133],"conventional":[53],"gates.":[56],"The":[57],"reduction":[58],"traded":[63],"off":[64],"for":[65,100,139],"power":[67,119],"FinFET":[69,97],"circuits.":[70,103],"In":[71],"this":[72],"paper,":[73],"we":[74],"propose":[75],"a":[76,107,148],"low-power":[77,102,141],"FinFET-based":[78],"circuit":[79],"synthesis":[80],"methodology":[81,153],"based":[82,109,151],"on":[83,95],"orientation":[85],"optimization.":[86],"We":[87,104,121,146],"study":[88],"various":[89],"design":[91,122],"styles,":[92],"depend":[94],"different":[96,131],"orientations,":[99],"synthesizing":[101],"use":[105,147],"BSIM,":[106],"process/physics":[108],"double-gate":[110],"model":[111],"HSPICE,":[113],"derive":[115],"accurate":[116,136],"estimates.":[120],"layouts":[123],"of":[124,159,171],"standard":[125],"library":[126],"cells":[127],"containing":[128],"orientations":[132],"obtain":[134],"an":[135],"area":[137],"estimate":[138],"synthesized":[142],"netlists":[143],"after":[144],"place-and-route.":[145],"linear":[149],"programming":[150],"optimization":[152],"that":[154],"gives":[155],"power-optimized":[156],"netlists,":[157],"consisting":[158],"oriented":[160],"at":[162],"tight":[163],"constraints.":[165],"Experimental":[166],"results":[167],"demonstrate":[168],"efficacy":[170],"our":[172],"scheme.":[173]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}