{"id":"https://openalex.org/W3143298614","doi":"https://doi.org/10.1109/date.2010.5457178","title":"Rapid runtime estimation methods for pipelined MPSoCs","display_name":"Rapid runtime estimation methods for pipelined MPSoCs","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3143298614","doi":"https://doi.org/10.1109/date.2010.5457178","mag":"3143298614"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035736924","display_name":"Haris Javaid","orcid":"https://orcid.org/0009-0008-3472-0803"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Haris Javaid","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060566740","display_name":"Andhi Janapsatya","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Andhi Janapsatya","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036263624","display_name":"Mohammad Shihabul Haque","orcid":"https://orcid.org/0000-0002-5977-8533"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Mohammad Shihabul Haque","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035736924"],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":1.5023,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8471119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"363","last_page":"368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9561461210250854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8575316667556763},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6752302646636963},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5924082398414612},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5162439346313477},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5107254981994629},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5105730295181274},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4229086637496948},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.419981986284256}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9561461210250854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8575316667556763},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6752302646636963},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5924082398414612},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5162439346313477},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5107254981994629},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5105730295181274},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4229086637496948},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.419981986284256},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2120080222"],"abstract_inverted_index":{"The":[0,58,134,258],"pipelined":[1,20,64,82,92,99,125,142,157,171,222,265,340],"Multiprocessor":[2],"System":[3],"on":[4,200,228],"Chip":[5],"(MPSoC)":[6],"paradigm":[7],"is":[8,22,36,60,238,272,326],"well":[9],"suited":[10],"to":[11,61,73,119,165,215,260,298,313],"the":[12,78,90,95,104,121,128,138,141,155,167,170,174,217,221,234,252,263,274,296,311,336],"data":[13],"flow":[14],"nature":[15],"of":[16,40,43,69,80,89,97,106,123,130,140,149,169,178,193,208,220,247,276,308,317,338],"streaming":[17],"applications.":[18],"A":[19],"MPSoC":[21,65],"a":[23,32,41,63,67,70,81,124,315,328],"system":[24],"where":[25],"processing":[26],"elements":[27],"(PEs)":[28],"are":[29,110,182,212,290,334],"connected":[30],"in":[31,103,273,292],"pipeline.":[33],"Each":[34],"PE":[35],"implemented":[37],"using":[38,184,269],"one":[39],"number":[42,96],"processor":[44,71,151,180,187,210,301,318],"configurations":[45,152,181,211,302,319],"(configurations":[46],"differ":[47],"by":[48,144],"instruction":[49],"sets":[50],"and":[51,159,196,202,240,249,254,320],"cache":[52,203],"sizes)":[53],"available":[54],"for":[55,251],"that":[56,233],"PE.":[57,75],"goal":[59],"select":[62],"with":[66,242,281],"mapping":[68],"configuration":[72],"every":[74],"To":[76],"estimate":[77,120,166,216,321],"run-time":[79],"MPSoC,":[83,126,143],"designers":[84],"typically":[85],"perform":[86],"cycle-accurate":[87,132,191,270],"simulation":[88],"whole":[91,156],"system.":[93,172,223],"Since":[94],"possible":[98,264],"implementations":[100,266],"can":[101,342],"be":[102,343],"order":[105,275],"billions,":[107],"estimation":[108,236,245],"methods":[109,118],"necessary.":[111],"In":[112,173],"this":[113,293],"paper,":[114],"we":[115,231],"propose":[116],"two":[117],"runtime":[122,139,168,219,337],"minimizing":[127],"use":[129],"slow":[131],"simulations.":[133],"first":[135,253],"method":[136,256],"estimates":[137],"performing":[145],"cycle":[146],"accurate":[147],"simulations":[148,192,333],"individual":[150,179,209],"(rather":[153],"than":[154],"system),":[158],"then":[160,213],"utilizing":[161],"an":[162,185,197,243],"analytical":[163,186],"model":[164,188],"second":[175,255],"method,":[176],"runtimes":[177,207,323],"estimated":[183,206,344],"(which":[189],"uses":[190],"selected":[194],"configurations,":[195],"equation":[198],"based":[199],"ISA":[201],"statistics).":[204],"These":[205],"used":[214],"total":[218],"By":[224],"evaluating":[225],"our":[226],"approach":[227],"three":[229],"benchmarks,":[230],"show":[232],"maximum":[235],"error":[237,246],"5.91%":[239],"16.45%,":[241],"average":[244],"2.28%":[248],"6.30%":[250],"respectively.":[257],"time":[259,297,312],"simulate":[261,299,314],"all":[262,300],"(design":[267],"points)":[268],"simulator":[271],"years,":[277],"as":[278],"design":[279,288],"spaces":[280],"at":[282],"least":[283],"10":[284],"<sup":[285],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[286],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">10</sup>":[287],"points":[289],"considered":[291],"paper.":[294],"However,":[295],"individually":[303],"(first":[304],"method)":[305,325],"takes":[306],"tens":[307],"hours,":[309],"while":[310],"subset":[316],"their":[322],"(second":[324],"only":[327],"few":[329],"hours.":[330],"Once":[331],"these":[332],"done,":[335],"each":[339],"implementation":[341],"within":[345],"milliseconds.":[346]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}