{"id":"https://openalex.org/W3147641890","doi":"https://doi.org/10.1109/date.2010.5457174","title":"Application-specific memory performance of a heterogeneous reconfigurable architecture","display_name":"Application-specific memory performance of a heterogeneous reconfigurable architecture","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3147641890","doi":"https://doi.org/10.1109/date.2010.5457174","mag":"3147641890"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085312246","display_name":"Sean Whitty","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sean Whitty","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027738436","display_name":"Henning Sahlbach","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Henning Sahlbach","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008460222","display_name":"Brady Hurlburt","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Brady Hurlburt","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Ernst","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041828243","display_name":"Wolfram Putzke-R\u00f6ming","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093367","display_name":"Deutsche Telekom (Germany)","ror":"https://ror.org/00m8prc86","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210093367"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfram Putzke-Roming","raw_affiliation_strings":["Deutsche Thomson Brandt GmbH, Hanover, Germany"],"affiliations":[{"raw_affiliation_string":"Deutsche Thomson Brandt GmbH, Hanover, Germany","institution_ids":["https://openalex.org/I4210093367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5085312246"],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":null,"apc_paid":null,"fwci":0.9987,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79406379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"387","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7314227819442749},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.71433424949646},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5578290820121765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3834771513938904},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37579214572906494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7314227819442749},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.71433424949646},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5578290820121765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3834771513938904},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37579214572906494},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2121844610","https://openalex.org/W2139989659","https://openalex.org/W2152462980","https://openalex.org/W2327490923","https://openalex.org/W2346756768","https://openalex.org/W2485222175","https://openalex.org/W2540500304","https://openalex.org/W3144014730","https://openalex.org/W3145237092","https://openalex.org/W4235799115","https://openalex.org/W6672249521","https://openalex.org/W6704836821"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W2350741829","https://openalex.org/W2530322880","https://openalex.org/W2038503502"],"abstract_inverted_index":{"Heterogeneous":[0],"reconfigurable":[1,124,149,204],"processing":[2,38,83,98,125],"architectures":[3,20],"are":[4,21],"often":[5],"limited":[6],"by":[7,118],"the":[8,57,115,133,156,159,166,182,190,194,200],"speed":[9],"at":[10],"which":[11,77],"they":[12],"can":[13,112],"access":[14,209],"data":[15,40,87],"in":[16,47,169],"external":[17,138,212],"memory.":[18],"Such":[19],"designed":[22,143],"for":[23,55,74,144],"flexibility":[24],"to":[25,90,210],"support":[26],"a":[27,68,136,147,174],"broad":[28],"range":[29],"of":[30,45,61,80,105,158,193,202],"target":[31],"applications,":[32],"including":[33],"advanced":[34,183],"algorithms":[35],"with":[36,121,146,173,181,207],"significant":[37],"and":[39,96,131,151,179],"requirements.":[41],"Clearly,":[42],"strong":[43],"performance":[44,59],"applications":[46],"this":[48,129,163],"category":[49],"is":[50,78,102],"an":[51],"extremely":[52],"relevant":[53],"metric":[54],"demonstrating":[56],"full":[58,191],"potential":[60,192],"heterogeneous":[62,123,148,203],"computing":[63,119,195,205],"platforms.":[64],"One":[65],"such":[66],"example,":[67],"film":[69],"grain":[70],"noise":[71],"reduction":[72],"application":[73,101,160],"high-definition":[75],"video,":[76],"composed":[79],"multiple":[81,122],"image":[82,94],"tasks,":[84],"requires":[85],"enormous":[86],"rates":[88],"due":[89],"its":[91,152],"large":[92,211],"input":[93],"size":[95],"real-time":[97],"constraints.":[99],"This":[100],"especially":[103],"representative":[104],"highly":[106],"parallel,":[107],"heterogeneous,":[108],"data-intensive":[109],"programs":[110],"that":[111],"properly":[113],"exploit":[114],"advantages":[116],"offered":[117],"platforms":[120],"elements.":[126],"To":[127],"accomplish":[128],"task":[130],"meet":[132],"above":[134],"requirements,":[135],"bandwidth-optimized":[137],"memory":[139,176,184],"controller":[140,177,185],"has":[141],"been":[142],"use":[145],"architecture":[150,168],"NoC":[153],"interconnect.":[154],"With":[155],"help":[157],"described":[161],"above,":[162],"paper":[164],"evaluates":[165],"proposed":[167],"two":[170],"forms:":[171],"(1)":[172],"basic":[175],"IP":[178],"(2)":[180],"design.":[186],"The":[187],"results":[188],"illustrate":[189],"platform":[196],"as":[197,199],"well":[198],"power":[201],"combined":[206],"high-speed":[208],"memories.":[213]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
