{"id":"https://openalex.org/W3144954235","doi":"https://doi.org/10.1109/date.2010.5457154","title":"FlashPower: A detailed power model for NAND flash memory","display_name":"FlashPower: A detailed power model for NAND flash memory","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3144954235","doi":"https://doi.org/10.1109/date.2010.5457154","mag":"3144954235"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015546553","display_name":"Vidyabhushan Mohan","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vidyabhushan Mohan","raw_affiliation_strings":["Department of Computer Science, University of Virginia, Charlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078748445","display_name":"Sudhanva Gurumurthi","orcid":"https://orcid.org/0000-0002-1740-7304"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhanva Gurumurthi","raw_affiliation_strings":["Department of Computer Science, University of Virginia, Charlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea R Stan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015546553"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":4.5162,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.95089419,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"502","last_page":"507"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.7405116558074951},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7368738651275635},{"id":"https://openalex.org/keywords/flash-memory-emulator","display_name":"Flash memory emulator","score":0.6896216869354248},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.6845859885215759},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.6716133952140808},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5636589527130127},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5458222031593323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5329455137252808},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.5138733386993408},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4907773435115814},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.46512433886528015},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4636690616607666},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4520823359489441},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4302275478839874},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.42402926087379456},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39330652356147766},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.24383652210235596},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21005219221115112}],"concepts":[{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.7405116558074951},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7368738651275635},{"id":"https://openalex.org/C96535780","wikidata":"https://www.wikidata.org/wiki/Q5457561","display_name":"Flash memory emulator","level":5,"score":0.6896216869354248},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.6845859885215759},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.6716133952140808},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5636589527130127},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5458222031593323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5329455137252808},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.5138733386993408},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4907773435115814},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.46512433886528015},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4636690616607666},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4520823359489441},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4302275478839874},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.42402926087379456},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39330652356147766},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.24383652210235596},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21005219221115112},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1599102690","https://openalex.org/W1974778496","https://openalex.org/W2023211675","https://openalex.org/W2074968498","https://openalex.org/W2099753358","https://openalex.org/W2109143217","https://openalex.org/W2125499854","https://openalex.org/W2135210684","https://openalex.org/W2150073849","https://openalex.org/W2155370145","https://openalex.org/W2162415926","https://openalex.org/W2165072326","https://openalex.org/W3152210458","https://openalex.org/W4403427110","https://openalex.org/W6656378016","https://openalex.org/W6680362104"],"related_works":["https://openalex.org/W2608641851","https://openalex.org/W2358372886","https://openalex.org/W1908804015","https://openalex.org/W2121842885","https://openalex.org/W2599034289","https://openalex.org/W2124793199","https://openalex.org/W2351804936","https://openalex.org/W2128607743","https://openalex.org/W3144954235","https://openalex.org/W2169405529"],"abstract_inverted_index":{"Flash":[0],"memory":[1,42,54,113],"is":[2,16,34,90,104],"widely":[3,105],"used":[4,91,106],"in":[5,27,92,107],"consumer":[6],"electronics":[7],"products,":[8],"such":[9],"as":[10,22,117],"cell-phones":[11],"and":[12,15,30,43,121,147],"music":[13],"players,":[14],"increasingly":[17],"displacing":[18],"hard":[19],"disk":[20],"drives":[21],"the":[23,53,64,108,126],"primary":[24],"storage":[25],"device":[26,119],"laptops,":[28],"desktops,":[29],"even":[31],"servers.":[32],"There":[33],"a":[35,76,130],"rich":[36],"microarchitectural":[37,122],"design":[38,58],"space":[39,59],"for":[40,49,81,111],"flash":[41,51,68,87,94,131],"there":[44],"are":[45,151],"several":[46],"architectural":[47],"options":[48],"incorporating":[50],"into":[52,63],"hierarchy.":[55],"Exploring":[56],"this":[57,71],"requires":[60],"detailed":[61,77],"insights":[62],"power":[65,79,127,145],"characteristics":[66],"of":[67],"memory.":[69],"In":[70],"paper,":[72],"we":[73],"present":[74],"FlashPower,":[75],"analytical":[78],"model":[80],"Single-Level":[82],"Cell":[83],"(SLC)":[84],"based":[85],"NAND":[86],"memory,":[88],"which":[89,103],"high-performance":[93],"products.":[95],"We":[96,138],"have":[97,139],"integrated":[98],"FlashPower":[99,115,141],"with":[100],"CACTI":[101],"5.3,":[102],"architecture":[109],"community":[110],"studying":[112],"organizations.":[114],"takes":[116],"input":[118],"technology":[120],"parameters":[123],"to":[124],"estimate":[125],"consumed":[128],"by":[129],"chip":[132,144],"during":[133],"its":[134],"various":[135],"operating":[136],"modes.":[137],"validated":[140],"against":[142],"published":[143],"measurements":[146],"show":[148],"that":[149],"they":[150],"comparable.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}