{"id":"https://openalex.org/W4249785026","doi":"https://doi.org/10.1109/date.2010.5457152","title":"Power gating design for standard-cell-like structured ASICs","display_name":"Power gating design for standard-cell-like structured ASICs","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4249785026","doi":"https://doi.org/10.1109/date.2010.5457152"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008983995","display_name":"Sin-Yu Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Sin-Yu Chen","raw_affiliation_strings":["Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074736358","display_name":"Hui-Hsiang Tung","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hui-Hsiang Tung","raw_affiliation_strings":["Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071820714","display_name":"Kuen-Wey Lin","orcid":"https://orcid.org/0009-0003-9029-4996"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Wey Lin","raw_affiliation_strings":["Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering line, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008983995"],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":1.03183777,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82176402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"514","last_page":"519"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9710886478424072},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7038235068321228},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6408259272575378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5894551277160645},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.559715211391449},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5586620569229126},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5307263135910034},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5141763687133789},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4967959225177765},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46564850211143494},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46050143241882324},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.45364615321159363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4505036175251007},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4412144720554352},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43635135889053345},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42155206203460693},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3041704595088959},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2765854001045227},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2520717978477478},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1984092891216278},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.18854036927223206},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1513875126838684},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.07241231203079224}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9710886478424072},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7038235068321228},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6408259272575378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5894551277160645},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.559715211391449},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5586620569229126},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5307263135910034},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5141763687133789},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4967959225177765},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46564850211143494},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46050143241882324},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.45364615321159363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4505036175251007},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4412144720554352},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43635135889053345},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42155206203460693},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3041704595088959},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2765854001045227},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2520717978477478},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1984092891216278},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.18854036927223206},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1513875126838684},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.07241231203079224},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1503082651","https://openalex.org/W1972641423","https://openalex.org/W2004934210","https://openalex.org/W2009196135","https://openalex.org/W2043567162","https://openalex.org/W2097000220","https://openalex.org/W2109797003","https://openalex.org/W2109887272","https://openalex.org/W2114621701","https://openalex.org/W2133075121","https://openalex.org/W2134697552","https://openalex.org/W2135311497","https://openalex.org/W2138499286","https://openalex.org/W2146518537","https://openalex.org/W2151477922","https://openalex.org/W2152889779","https://openalex.org/W2157128002","https://openalex.org/W2162002393","https://openalex.org/W2166135813","https://openalex.org/W2170723854","https://openalex.org/W2172661603","https://openalex.org/W4236307977","https://openalex.org/W4248469525","https://openalex.org/W6653285591","https://openalex.org/W6672355795","https://openalex.org/W6676484419","https://openalex.org/W6677358548","https://openalex.org/W6679846583","https://openalex.org/W6682909919","https://openalex.org/W6684788526"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W1967837781","https://openalex.org/W1572860757","https://openalex.org/W2101701496","https://openalex.org/W205205291","https://openalex.org/W2037289184"],"abstract_inverted_index":{"Structured":[0],"ASIC":[1,16],"has":[2],"been":[3],"introduced":[4],"to":[5,40,48,59,94,131],"bridge":[6],"the":[7,30,132],"power,":[8],"performance,":[9],"area":[10,124],"and":[11,17,74,125],"design":[12,78,85,93],"cost":[13],"gaps":[14],"between":[15],"FPGA.":[18],"As":[19],"technology":[20],"scales,":[21],"leakage":[22,31,63,117],"power":[23,32,35,46,57,64,76,97,100,111],"consumption":[24],"becomes":[25],"a":[26,68,75,92,136],"serious":[27],"problem.":[28],"Among":[29],"reduction":[33,118],"techniques,":[34],"gating":[36,58,101],"is":[37],"commonly":[38],"used":[39],"disconnect":[41],"idle":[42],"logic":[43,71],"blocks":[44],"from":[45],"network":[47,107],"curtail":[49],"sub-threshold":[50],"leakage.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55,113],"apply":[56],"structured":[60],"ASICs":[61],"for":[62],"reduction.":[65],"We":[66,87],"present":[67],"power-gated":[69],"via-configurable":[70],"block":[72],"(PGVCLB)":[73],"gated":[77],"flow":[79],"mostly":[80],"using":[81,135],"existing":[82],"standard":[83],"cell":[84],"tools.":[86],"can":[88,114],"configure":[89],"PGVCLBs":[90],"in":[91],"implement":[95],"fine-grained":[96,110],"gating,":[98,112],"coarse-grained/cluster-based":[99],"or":[102],"even":[103],"distributed":[104],"sleep":[105],"transistor":[106],"(DSTN).":[108],"With":[109],"achieve":[115],"52%":[116],"on":[119],"average":[120],"with":[121],"only":[122],"8%":[123],"17%":[126],"delay":[127],"overheads":[128],"when":[129],"compared":[130],"data":[133],"obtained":[134],"non-power-gated":[137],"library.":[138]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}