{"id":"https://openalex.org/W4230336076","doi":"https://doi.org/10.1109/date.2010.5457151","title":"A power optimization method for CMOS Op-Amps using sub-space based geometric programming","display_name":"A power optimization method for CMOS Op-Amps using sub-space based geometric programming","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4230336076","doi":"https://doi.org/10.1109/date.2010.5457151"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100732618","display_name":"Wei Gao","orcid":"https://orcid.org/0000-0002-5064-0917"},"institutions":[{"id":"https://openalex.org/I192455969","display_name":"York University","ror":"https://ror.org/05fq50484","country_code":"CA","type":"education","lineage":["https://openalex.org/I192455969"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Wei Gao","raw_affiliation_strings":["Computer Science & Engineering Department, York University, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Computer Science & Engineering Department, York University, Toronto, Canada","institution_ids":["https://openalex.org/I192455969"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000940300","display_name":"Richard Hornsey","orcid":"https://orcid.org/0000-0003-2521-3515"},"institutions":[{"id":"https://openalex.org/I192455969","display_name":"York University","ror":"https://ror.org/05fq50484","country_code":"CA","type":"education","lineage":["https://openalex.org/I192455969"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Richard Hornsey","raw_affiliation_strings":["Computer Science & Engineering Department, York University, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Computer Science & Engineering Department, York University, Toronto, Canada","institution_ids":["https://openalex.org/I192455969"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100732618"],"corresponding_institution_ids":["https://openalex.org/I192455969"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74903555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"508","last_page":"513"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.9509768486022949},{"id":"https://openalex.org/keywords/monomial","display_name":"Monomial","score":0.6747693419456482},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6417164206504822},{"id":"https://openalex.org/keywords/convex-optimization","display_name":"Convex optimization","score":0.5823544263839722},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.5677470564842224},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5472356081008911},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.49902844429016113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49165016412734985},{"id":"https://openalex.org/keywords/regular-polygon","display_name":"Regular polygon","score":0.48668771982192993},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.42465803027153015},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4112819731235504},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35626208782196045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3305429518222809},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32014966011047363},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3065282702445984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17191851139068604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1304115653038025},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.12130436301231384}],"concepts":[{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.9509768486022949},{"id":"https://openalex.org/C11252640","wikidata":"https://www.wikidata.org/wiki/Q243723","display_name":"Monomial","level":2,"score":0.6747693419456482},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6417164206504822},{"id":"https://openalex.org/C157972887","wikidata":"https://www.wikidata.org/wiki/Q463359","display_name":"Convex optimization","level":3,"score":0.5823544263839722},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.5677470564842224},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5472356081008911},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.49902844429016113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49165016412734985},{"id":"https://openalex.org/C112680207","wikidata":"https://www.wikidata.org/wiki/Q714886","display_name":"Regular polygon","level":2,"score":0.48668771982192993},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.42465803027153015},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4112819731235504},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35626208782196045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3305429518222809},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32014966011047363},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3065282702445984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17191851139068604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1304115653038025},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.12130436301231384},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6800000071525574,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1553149778","https://openalex.org/W2050885242","https://openalex.org/W2106476087","https://openalex.org/W2122919983","https://openalex.org/W2125819445","https://openalex.org/W2145473619","https://openalex.org/W2171048418","https://openalex.org/W2216249937","https://openalex.org/W2340283815","https://openalex.org/W3141814318","https://openalex.org/W6603945031","https://openalex.org/W6633062741","https://openalex.org/W6678802217"],"related_works":["https://openalex.org/W2399505800","https://openalex.org/W2018253224","https://openalex.org/W333749553","https://openalex.org/W1966623661","https://openalex.org/W2963278200","https://openalex.org/W1992081763","https://openalex.org/W2116657119","https://openalex.org/W2125819445","https://openalex.org/W3153752017","https://openalex.org/W4391129831"],"abstract_inverted_index":{"A":[0],"new":[1],"sub-space":[2,27,75],"max-monomial":[3],"modeling":[4,17,52,76],"scheme":[5,107],"for":[6,45,99],"CMOS":[7,23],"transistors":[8,24,100],"in":[9,25,66,108,114,120],"sub-micron":[10,46],"technologies":[11,47],"is":[12,38,118],"proposed":[13],"to":[14,40,62,92,137],"improve":[15],"the":[16,29,127,143],"accuracy.":[18],"Major":[19],"electrical":[20],"parameters":[21],"of":[22],"each":[26],"from":[28],"design":[30],"space":[31],"are":[32],"modeled":[33],"with":[34,110],"max-monomials.":[35],"This":[36],"approach":[37],"demonstrated":[39],"have":[41],"a":[42,138],"better":[43],"accuracy":[44],"than":[48],"single-space":[49],"models.":[50],"Sub-space":[51],"based":[53,77],"geometric":[54],"programming":[55],"power":[56],"optimization":[57,79],"has":[58],"been":[59],"successfully":[60],"applied":[61],"three":[63],"different":[64],"op-amps":[65],"0.18":[67],"\u00bfm":[68],"technology.":[69],"HSPICE":[70],"simulation":[71],"results":[72],"show":[73],"that":[74],"GP":[78],"can":[80,89,134],"allow":[81],"efficient":[82,106],"and":[83],"accurate":[84],"analog":[85],"design.":[86],"Computational":[87],"effort":[88],"be":[90,135],"managed":[91],"an":[93],"acceptable":[94],"level":[95],"when":[96],"searching":[97],"sub-spaces":[98],"by":[101],"using":[102,124],"practical":[103],"constraints.":[104],"An":[105],"dealing":[109],"non-convex":[111,128],"constraint":[112,140],"inherent":[113],"Kirchhoff's":[115],"voltage":[116],"law":[117],"suggested":[119],"this":[121,125],"paper.":[122],"By":[123],"scheme,":[126],"constraint,":[129],"such":[130],"as":[131],"posynomial":[132],"equality,":[133],"relaxed":[136],"convex":[139],"without":[141],"affecting":[142],"result.":[144]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}