{"id":"https://openalex.org/W4249942665","doi":"https://doi.org/10.1109/date.2010.5457149","title":"Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement","display_name":"Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4249942665","doi":"https://doi.org/10.1109/date.2010.5457149"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100833592","display_name":"Meng Tie","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Meng Tie","raw_affiliation_strings":["Micro Processor Research and Development Center, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Micro Processor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100708152","display_name":"Haiying Dong","orcid":"https://orcid.org/0000-0002-3909-3246"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haiying Dong","raw_affiliation_strings":["Micro Processor Research and Development Center, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Micro Processor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451008","display_name":"Tong Wang","orcid":"https://orcid.org/0000-0002-6667-6498"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tong Wang","raw_affiliation_strings":["Micro Processor Research and Development Center, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Micro Processor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103851398","display_name":"Xu Cheng","orcid":"https://orcid.org/0009-0009-0955-5911"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Micro Processor Research and Development Center, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Micro Processor Research and Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100833592"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.42606157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"520","last_page":"525"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6447117328643799},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6099274158477783},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6035879850387573},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5812589526176453},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5458730459213257},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4960871636867523},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4520539939403534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4369242191314697},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43586379289627075},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42567238211631775},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42157113552093506},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.41185614466667175},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3257599174976349},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24860027432441711},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24094882607460022},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23165494203567505},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21390092372894287},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.206915020942688},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18796706199645996},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.15861380100250244},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07123604416847229}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6447117328643799},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6099274158477783},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6035879850387573},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5812589526176453},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5458730459213257},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4960871636867523},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4520539939403534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4369242191314697},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43586379289627075},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42567238211631775},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42157113552093506},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.41185614466667175},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3257599174976349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24860027432441711},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24094882607460022},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23165494203567505},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21390092372894287},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.206915020942688},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18796706199645996},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.15861380100250244},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07123604416847229},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1761143336","https://openalex.org/W1829133288","https://openalex.org/W2097844711","https://openalex.org/W2122846829","https://openalex.org/W2152027784","https://openalex.org/W2155075225","https://openalex.org/W3148027593","https://openalex.org/W4231706861","https://openalex.org/W4251658276","https://openalex.org/W4255493755","https://openalex.org/W4256541140","https://openalex.org/W6638744798","https://openalex.org/W6651535405","https://openalex.org/W6679850196"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W2556166322","https://openalex.org/W4249038728","https://openalex.org/W4230501858","https://openalex.org/W2144282137","https://openalex.org/W1999924508","https://openalex.org/W2117814846"],"abstract_inverted_index":{"Dual-Vth":[0],"technique":[1,67],"is":[2,82,167],"a":[3,74,94],"mature":[4],"and":[5,128],"effective":[6],"method":[7,142],"for":[8],"reducing":[9],"leakage":[10,29,55,75,87,101,117,172],"power":[11,30,56,88,118,173],"consumption.":[12],"Previously":[13],"proposed":[14,83],"algorithms":[15,39],"assign":[16],"logic":[17],"gates":[18],"with":[19,68,133,183],"sufficient":[20],"timing":[21,47,148],"slack":[22],"to":[23,27,43,51,84,99,138],"high":[24],"threshold":[25],"voltage":[26,65,96],"reduce":[28,53],"without":[31,143],"impact":[32],"on":[33,106,131],"timing.":[34],"Meanwhile,":[35],"clock":[36,70,78,145],"skew":[37,71,79],"scheduling":[38,80],"are":[40],"always":[41],"utilized":[42],"optimize":[44],"period":[45],"or":[46],"slack.":[48],"In":[49],"order":[50],"further":[52,121],"subthreshold":[54],"consumption,":[57],"in":[58],"this":[59,134],"paper,":[60],"we":[61,92],"ingeniously":[62],"combine":[63],"dual":[64],"assignment":[66,97],"intended":[69],"scheduling:":[72],"First,":[73],"weight":[76],"based":[77],"algorithm":[81,98],"enlarge":[85],"the":[86,116,140],"optimization":[89],"potential.":[90],"Then":[91],"employ":[93],"dual-threshold":[95],"minimize":[100],"power.":[102],"The":[103],"experimental":[104],"results":[105],"ISCAS89":[107],"benchmark":[108],"circuits":[109],"show":[110],"that,":[111],"within":[112,180],"only":[113],"several":[114],"seconds,":[115],"can":[119,177],"be":[120,178],"reduced":[122],"by":[123,129],"as":[124,126],"much":[125],"41.30%":[127],"9.87%":[130],"average":[132,171],"new":[135],"approach,":[136],"compared":[137,182],"using":[139],"traditional":[141,184],"considering":[144],"skews.":[146],"Three":[147],"optimized":[149],"industrial":[150],"circuit":[151],"blocks,":[152],"among":[153],"which":[154],"each":[155],"has":[156],"around":[157],"one":[158],"hundred":[159],"thousand":[160],"gates,":[161],"have":[162],"also":[163],"been":[164],"optimized.":[165],"It":[166],"shown":[168],"that":[169],"an":[170],"reduction":[174],"of":[175],"9.95%":[176],"achieved":[179],"minutes":[181],"techniques.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}