{"id":"https://openalex.org/W4240364834","doi":"https://doi.org/10.1109/date.2010.5457141","title":"An accurate system architecture refinement methodology with mixed abstraction-level virtual platform","display_name":"An accurate system architecture refinement methodology with mixed abstraction-level virtual platform","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4240364834","doi":"https://doi.org/10.1109/date.2010.5457141"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067288832","display_name":"Zhe-Mao Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Zhe-Mao Hsu","raw_affiliation_strings":["SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111933987","display_name":"Jen-Chieh Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Yeh","raw_affiliation_strings":["SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034680181","display_name":"I-Yao Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I-Yao Chuang","raw_affiliation_strings":["SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067288832"],"corresponding_institution_ids":["https://openalex.org/I4210148468"],"apc_list":null,"apc_paid":null,"fwci":1.3920565,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85007112,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"568","last_page":"573"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7955957651138306},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6669036746025085},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6466467380523682},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.626554012298584},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6210472583770752},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5979882478713989},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5917340517044067},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5749639868736267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5543420314788818},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.46767979860305786},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.45402130484580994},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.4535960555076599},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.45021799206733704},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4388732612133026},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2799501419067383},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1863054633140564}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7955957651138306},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6669036746025085},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6466467380523682},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.626554012298584},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6210472583770752},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5979882478713989},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5917340517044067},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5749639868736267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5543420314788818},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.46767979860305786},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.45402130484580994},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.4535960555076599},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.45021799206733704},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4388732612133026},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2799501419067383},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1863054633140564},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2011983000","https://openalex.org/W2062976413","https://openalex.org/W2098729124","https://openalex.org/W2099051179","https://openalex.org/W2139507995","https://openalex.org/W2158306940","https://openalex.org/W3093782403","https://openalex.org/W3139990673","https://openalex.org/W6680783788","https://openalex.org/W6683341517","https://openalex.org/W7062271199"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2975035977","https://openalex.org/W1567432572","https://openalex.org/W2576551918","https://openalex.org/W2159184138","https://openalex.org/W4301508730","https://openalex.org/W2625290148","https://openalex.org/W2144666235","https://openalex.org/W211156700","https://openalex.org/W1565125589"],"abstract_inverted_index":{"The":[0,65],"increasing":[1],"complexity":[2],"of":[3,29],"today's":[4],"system-on-a-chip":[5],"(SoC)":[6],"design":[7,11,21,26],"is":[8,28,87,95,112],"challenging":[9],"the":[10,15,20,34,58,80,84,92,101,105,116,123],"engineers":[12,120],"to":[13,121],"evaluate":[14],"system":[16,56,106],"performance":[17,107],"and":[18,49,74,91,109,118],"explore":[19],"space.":[22],"Electronic":[23],"system-level":[24,45],"(ESL)":[25],"methodology":[27],"great":[30],"help":[31],"for":[32,115],"attacking":[33],"challenges":[35],"in":[36],"recent":[37],"years.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"present":[43],"a":[44,51],"architecture":[46,102,110],"refinement":[47,103],"flow":[48],"implement":[50],"dual":[52],"DSP":[53],"cores":[54],"virtual":[55,67],"based-on":[57],"highly":[59],"accurate":[60],"mixed":[61],"abstraction-level":[62],"modeling":[63],"methodology.":[64],"constructed":[66],"platform":[68],"can":[69],"run":[70],"various":[71],"multimedia":[72],"applications":[73],"achieve":[75],"high":[76],"accuracy.":[77],"Compared":[78],"with":[79],"traditional":[81],"RTL":[82],"simulation,":[83],"error":[85],"rate":[86],"less":[88],"than":[89],"5%":[90],"simulation":[93],"speed":[94],"around":[96],"100":[97],"times":[98],"faster.":[99],"Using":[100],"flow,":[104],"profiling":[108],"exploration":[111],"also":[113],"realized":[114],"software":[117],"hardware":[119],"scrutinize":[122],"complicated":[124],"system.":[125]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}