{"id":"https://openalex.org/W3149863625","doi":"https://doi.org/10.1109/date.2010.5457134","title":"Demonstration of an in-band reconfiguration data distribution and network node reconfiguration","display_name":"Demonstration of an in-band reconfiguration data distribution and network node reconfiguration","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3149863625","doi":"https://doi.org/10.1109/date.2010.5457134","mag":"3149863625"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019808662","display_name":"Uwe Pro\u00df","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Uwe Pross","raw_affiliation_strings":["Core Mountains GmbH, Chemnitz, Germany"],"affiliations":[{"raw_affiliation_string":"Core Mountains GmbH, Chemnitz, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088916332","display_name":"Sebastian Goller","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sebastian Goller","raw_affiliation_strings":["Core Mountains GmbH, Chemnitz, Germany"],"affiliations":[{"raw_affiliation_string":"Core Mountains GmbH, Chemnitz, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010768420","display_name":"Erik Markert","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erik Markert","raw_affiliation_strings":["Chair Circuit and System Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091741783","display_name":"Michael Juttner","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Juttner","raw_affiliation_strings":["Chair Circuit and System Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009054238","display_name":"Jan Langer","orcid":"https://orcid.org/0000-0001-5462-954X"},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Langer","raw_affiliation_strings":["Chair Circuit and System Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001903841","display_name":"Ulrich Heinkel","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Heinkel","raw_affiliation_strings":["Chair Circuit and System Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033840026","display_name":"Joachim Kn\u00e4blein","orcid":null},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Joachim Knablein","raw_affiliation_strings":["Alcatel-Lucent Nuremberg, Nuremberg, Germany"],"affiliations":[{"raw_affiliation_string":"Alcatel-Lucent Nuremberg, Nuremberg, Germany","institution_ids":["https://openalex.org/I1322087612"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009208640","display_name":"Axel Schneider","orcid":"https://orcid.org/0000-0002-6632-3473"},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Axel Schneider","raw_affiliation_strings":["Alcatel-Lucent Nuremberg, Nuremberg, Germany"],"affiliations":[{"raw_affiliation_string":"Alcatel-Lucent Nuremberg, Nuremberg, Germany","institution_ids":["https://openalex.org/I1322087612"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5019808662"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75657705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"614","last_page":"617"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8184421062469482},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7609153389930725},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.7553724050521851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7022287845611572},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6712538003921509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6513767242431641},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6151943802833557},{"id":"https://openalex.org/keywords/synchronous-ethernet","display_name":"Synchronous Ethernet","score":0.5698182582855225},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5181516408920288},{"id":"https://openalex.org/keywords/ata-over-ethernet","display_name":"ATA over Ethernet","score":0.502133846282959},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.44385796785354614},{"id":"https://openalex.org/keywords/ethernet-flow-control","display_name":"Ethernet flow control","score":0.431792676448822},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31798073649406433},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28740987181663513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22820085287094116}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8184421062469482},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7609153389930725},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.7553724050521851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7022287845611572},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6712538003921509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6513767242431641},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6151943802833557},{"id":"https://openalex.org/C205215620","wikidata":"https://www.wikidata.org/wiki/Q7662206","display_name":"Synchronous Ethernet","level":3,"score":0.5698182582855225},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5181516408920288},{"id":"https://openalex.org/C60665866","wikidata":"https://www.wikidata.org/wiki/Q298746","display_name":"ATA over Ethernet","level":4,"score":0.502133846282959},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.44385796785354614},{"id":"https://openalex.org/C68178114","wikidata":"https://www.wikidata.org/wiki/Q5403359","display_name":"Ethernet flow control","level":3,"score":0.431792676448822},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31798073649406433},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28740987181663513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22820085287094116},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1568223083","https://openalex.org/W1918928665","https://openalex.org/W2115294662","https://openalex.org/W2120126802","https://openalex.org/W2149052212","https://openalex.org/W2165547651","https://openalex.org/W3147678941","https://openalex.org/W4235236695","https://openalex.org/W4248152213","https://openalex.org/W6681772110"],"related_works":["https://openalex.org/W1548185804","https://openalex.org/W2356861538","https://openalex.org/W2356973692","https://openalex.org/W2374961725","https://openalex.org/W2388389398","https://openalex.org/W2356598257","https://openalex.org/W2366483765","https://openalex.org/W2121585525","https://openalex.org/W2044552616","https://openalex.org/W2047434851"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,38,42,47,61,71,76,82,88,101,105,109],"implementation":[4],"of":[5,9,55,104],"an":[6,10,28,65],"FPGA":[7,58],"prototype":[8,53,72],"application":[11,48,106],"based":[12],"on":[13,51],"embedded":[14,68,83],"ASIC":[15,66],"technology.":[16],"The":[17,97],"overall":[18],"goal":[19],"is":[20,49,64,73],"to":[21],"implement":[22],"a":[23,52],"system":[24],"that":[25,86,107],"can":[26,93],"monitor":[27],"Ethernet":[29,43,89,91],"data":[30,35],"stream":[31],"and":[32],"extracts":[33],"configuration":[34],"marked":[36],"by":[37],"EtherType":[39],"field":[40],"in":[41,75],"header.":[44],"For":[45],"evaluation":[46],"implemented":[50],"consisting":[54],"two":[56],"XILINX":[57],"boards.":[59],"Since":[60],"target":[62],"platform":[63],"with":[67],"reconfigurable":[69,84],"architectures":[70],"divided":[74],"corresponding":[77],"parts.":[78],"One":[79],"board":[80,99],"emulates":[81,100],"architecture":[85],"contains":[87],"MAC.":[90,96],"packets":[92],"reconfigure":[94],"this":[95],"second":[98],"static":[102],"part":[103],"controls":[108],"reconfiguration":[110],"process.":[111]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}