{"id":"https://openalex.org/W3146177637","doi":"https://doi.org/10.1109/date.2010.5457128","title":"Clock gating approaches by IOEX graphs and cluster efficiency plots","display_name":"Clock gating approaches by IOEX graphs and cluster efficiency plots","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3146177637","doi":"https://doi.org/10.1109/date.2010.5457128","mag":"3146177637"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110256584","display_name":"Jithendra Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jithendra Srinivas","raw_affiliation_strings":["CSE, Penn State University, USA"],"affiliations":[{"raw_affiliation_string":"CSE, Penn State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112449325","display_name":"S. Jairam","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jairam S.","raw_affiliation_strings":["CSE, Penn State University, USA"],"affiliations":[{"raw_affiliation_string":"CSE, Penn State University, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110256584"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40439062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"638","last_page":"641"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12238","display_name":"Green IT and Sustainability","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9003613591194153},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.848954975605011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7687186002731323},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6065965294837952},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5352683067321777},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5252503752708435},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.44683507084846497},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4432421922683716},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.42363104224205017},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.42129814624786377},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4126732349395752},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3534920811653137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34817206859588623},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3442367613315582},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.32168012857437134},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3076659142971039},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.237053781747818},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.17822852730751038},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17653650045394897},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14756333827972412},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14095774292945862},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.12006339430809021},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09936729073524475}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9003613591194153},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.848954975605011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7687186002731323},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6065965294837952},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5352683067321777},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5252503752708435},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.44683507084846497},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4432421922683716},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.42363104224205017},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.42129814624786377},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4126732349395752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3534920811653137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34817206859588623},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3442367613315582},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.32168012857437134},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3076659142971039},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.237053781747818},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.17822852730751038},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17653650045394897},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14756333827972412},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14095774292945862},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.12006339430809021},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09936729073524475},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1980307416","https://openalex.org/W2076926801","https://openalex.org/W2112476556","https://openalex.org/W3140903683","https://openalex.org/W6676796853","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W4386968318","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2137310043","https://openalex.org/W2294981364","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2286776167","https://openalex.org/W2495024767"],"abstract_inverted_index":{"Clock":[0],"Gating":[1],"has":[2,28,63],"been":[3],"the":[4,17,21,45,54,90,104,108,113,145,150,165,170,195],"most":[5],"widely":[6],"used":[7],"method":[8],"to":[9,19,40,44,72,85,112,127,143,147,181],"reduce":[10],"dynamic":[11,75,183],"power":[12,184,199],"for":[13,57,74],"digital":[14],"designs.":[15],"Increasingly":[16],"need":[18],"assess":[20],"quality":[22,48],"of":[23,32,49],"a":[24,42,50,82,135],"clock":[25,59,69,128],"gating":[26,70,155],"implementation":[27,52],"resulted":[29],"in":[30],"generation":[31],"various":[33,66],"benchmarking":[34],"criteria.":[35],"These":[36],"criteria":[37],"however":[38],"fail":[39],"provide":[41],"feel":[43],"designer":[46,146],"about":[47],"current":[51],"and":[53,95,193],"scope":[55],"available":[56],"further":[58,148],"gating.":[60,129],"Prior":[61],"work":[62],"also":[64],"reported":[65],"datapath":[67,105],"based":[68],"techniques":[71],"optimize":[73],"power.":[76],"In":[77],"this":[78,87],"paper":[79],"we":[80],"present":[81],"new":[83],"approach":[84,191],"analyze":[86],"problem":[88],"through":[89],"IO":[91],"Exclusivity":[92],"(IOEX)":[93],"graphs":[94],"Cluster":[96],"Efficiency":[97],"(CE)":[98],"plots.":[99],"The":[100],"IOEX":[101],"graph":[102],"captures":[103],"activity":[106],"across":[107],"sequential":[109,119],"elements":[110],"normalized":[111],"source":[114],"clock.":[115],"This":[116,153],"exercise":[117],"produces":[118],"elemental":[120],"clusters":[121],"or":[122,163],"modules,":[123],"which":[124],"are":[125],"amenable":[126],"A":[130],"CE":[131],"plot":[132],"then":[133,157],"provides":[134],"visual":[136],"insight":[137],"into":[138],"these":[139],"fine":[140],"grained":[141],"implementations":[142],"aid":[144],"gate":[149],"given":[151],"cluster.":[152],"additional":[154],"can":[156,186],"be":[158,187],"implemented":[159],"either":[160],"at":[161,164],"synthesis":[162,200],"layout":[166],"stages,":[167],"depending":[168],"on":[169],"design":[171],"cycle":[172],"time.":[173],"Results":[174],"from":[175],"65nm":[176],"designs":[177],"show":[178],"that":[179],"up":[180],"20%":[182],"savings":[185],"achieved":[188],"with":[189],"our":[190],"over":[192],"above":[194],"industry":[196],"standard":[197],"low":[198],"solutions.":[201]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}