{"id":"https://openalex.org/W3146800804","doi":"https://doi.org/10.1109/date.2010.5457117","title":"Monolithically stackable hybrid FPGA","display_name":"Monolithically stackable hybrid FPGA","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3146800804","doi":"https://doi.org/10.1109/date.2010.5457117","mag":"3146800804"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035468831","display_name":"Dmitri B. Strukov","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dmitri Strukov","raw_affiliation_strings":["ECE Department, University of California,\uc2a0Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of California,\uc2a0Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["EECS Department, University of California Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"7271","issue":null,"first_page":"661","last_page":"666"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7842979431152344},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7205954790115356},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6773908138275146},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6123130321502686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.601309597492218},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5785709619522095},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.564083456993103},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5090455412864685},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4953840970993042},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4775177538394928},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.43335866928100586},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4048610329627991},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36660146713256836},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.35948997735977173},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3284810781478882},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31830406188964844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26931941509246826},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.09187492728233337}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7842979431152344},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7205954790115356},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6773908138275146},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6123130321502686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.601309597492218},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5785709619522095},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.564083456993103},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5090455412864685},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4953840970993042},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4775177538394928},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.43335866928100586},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4048610329627991},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36660146713256836},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.35948997735977173},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3284810781478882},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31830406188964844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26931941509246826},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.09187492728233337}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W194699284","https://openalex.org/W1522950391","https://openalex.org/W1757537413","https://openalex.org/W1964761923","https://openalex.org/W1967303345","https://openalex.org/W1993728494","https://openalex.org/W2011786775","https://openalex.org/W2027818595","https://openalex.org/W2031176269","https://openalex.org/W2039108575","https://openalex.org/W2045617353","https://openalex.org/W2058878560","https://openalex.org/W2078053731","https://openalex.org/W2088859456","https://openalex.org/W2100465945","https://openalex.org/W2105919130","https://openalex.org/W2107051475","https://openalex.org/W2111173832","https://openalex.org/W2128688005","https://openalex.org/W2136288682","https://openalex.org/W2137249916","https://openalex.org/W2148459029","https://openalex.org/W2543446546","https://openalex.org/W3151473321","https://openalex.org/W4206262605","https://openalex.org/W4233477625","https://openalex.org/W4238835991","https://openalex.org/W4239323126","https://openalex.org/W4256548512","https://openalex.org/W6641528655","https://openalex.org/W6665802101","https://openalex.org/W6675210143","https://openalex.org/W6683475137"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3105918491","https://openalex.org/W2254425074","https://openalex.org/W1553835358","https://openalex.org/W2490069675","https://openalex.org/W1510109757","https://openalex.org/W1512285683","https://openalex.org/W2121969545"],"abstract_inverted_index":{"The":[0,23,105],"paper":[1,110],"introduces":[2],"novel":[3,24],"field":[4],"programmable":[5],"gate":[6],"array":[7],"(FPGA)":[8],"circuits":[9,40,82],"based":[10,28],"on":[11,29],"hybrid":[12],"CMOS/resistive":[13],"switching":[14],"device":[15],"(memristor)":[16],"technology":[17],"and":[18,41,44,59,75,101],"explores":[19],"several":[20],"logic":[21,122],"architectures.":[22],"FPGA":[25,39],"structure":[26],"is":[27],"the":[30,47,80,97],"combination":[31],"of":[32,46,63,108],"CMOL":[33,48],"(Cmos":[34],"+":[35],"MOLecular":[36],"scale":[37],"devices)":[38],"recent":[42],"improvements":[43],"generalization":[45],"concept":[49],"to":[50],"allow":[51],"multilayer":[52],"crossbar":[53],"integration,":[54],"compatibility":[55],"with":[56,72,96],"state-of-the-art":[57],"foundries,":[58],"a":[60],"wide":[61],"range":[62],"available":[64],"memristive":[65],"crosspoint":[66],"devices.":[67],"Preliminary":[68],"results":[69],"indicate":[70],"that":[71,112],"no":[73],"optimization":[74],"only":[76],"conventional":[77],"CMOS":[78,94],"technology,":[79],"proposed":[81],"can":[83,115],"be":[84,116],"at":[85],"least":[86],"ten":[87],"times":[88],"denser":[89],"(and":[90],"potentially":[91],"faster)":[92],"than":[93],"FPGAs":[95],"same":[98],"design":[99],"rules":[100],"similar":[102],"power":[103],"density.":[104],"second":[106],"part":[107],"this":[109,113],"shows":[111],"performance":[114],"further":[117],"improved":[118],"using":[119],"optimal":[120],"MUX-based":[121],"architecture.":[123]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}