{"id":"https://openalex.org/W3145659410","doi":"https://doi.org/10.1109/date.2010.5457116","title":"Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs","display_name":"Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3145659410","doi":"https://doi.org/10.1109/date.2010.5457116","mag":"3145659410"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010239929","display_name":"Daniele Ludovici","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Daniele Ludovici","raw_affiliation_strings":["Computer Engineering Lab., Delft University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab., Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027446961","display_name":"Alessandro Strano","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Strano","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075050234","display_name":"Georgi Gaydadjiev","orcid":"https://orcid.org/0000-0002-3678-7007"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Georgi N Gaydadjiev","raw_affiliation_strings":["Computer Engineering Lab., Delft University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab., Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]},{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["IT","NL"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["Computer Engineering Lab., Delft University of Technology, The Netherlands","ENDIF, University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Lab., Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1073,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.95674326,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"17","issue":null,"first_page":"679","last_page":"684"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7506805658340454},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.659520149230957},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6383048295974731},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5828975439071655},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5713198184967041},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5143471956253052},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4936026334762573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48606207966804504},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45488500595092773},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.44129347801208496},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30011361837387085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12944740056991577}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7506805658340454},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.659520149230957},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6383048295974731},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5828975439071655},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5713198184967041},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5143471956253052},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4936026334762573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48606207966804504},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45488500595092773},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.44129347801208496},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30011361837387085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12944740056991577},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2010.5457116","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.935","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1774_705_06.3_1_0584_v3.pdf","raw_type":"text"},{"id":"pmh:oai:iris.unife.it:11392/1431313","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1431313","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.550000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1975703516","https://openalex.org/W2027363446","https://openalex.org/W2048361846","https://openalex.org/W2050506251","https://openalex.org/W2102639604","https://openalex.org/W2104610013","https://openalex.org/W2114453311","https://openalex.org/W2117746843","https://openalex.org/W2127495914","https://openalex.org/W2130001499","https://openalex.org/W2130494464","https://openalex.org/W2135933214","https://openalex.org/W2136692989","https://openalex.org/W2138231214","https://openalex.org/W2139075170","https://openalex.org/W2141690700","https://openalex.org/W2143626656","https://openalex.org/W2151651326","https://openalex.org/W2157919075","https://openalex.org/W2159747318","https://openalex.org/W3147018723","https://openalex.org/W3147224349","https://openalex.org/W3147980268","https://openalex.org/W3148628229","https://openalex.org/W4309981097","https://openalex.org/W6679918803","https://openalex.org/W7073707567"],"related_works":["https://openalex.org/W2187730212","https://openalex.org/W4312714696","https://openalex.org/W1986532039","https://openalex.org/W2540672406","https://openalex.org/W2587929255","https://openalex.org/W2130974576","https://openalex.org/W2364948717","https://openalex.org/W3183483298","https://openalex.org/W2356054222","https://openalex.org/W2936090873"],"abstract_inverted_index":{"There":[0],"is":[1],"today":[2],"little":[3],"doubt":[4],"on":[5,33,140,152],"the":[6,38,61,89,103,118,121,135,146,149,175,178,181,184,189,194],"fact":[7],"that":[8,132],"a":[9,23,34,97,124,141,163],"high-performance":[10],"and":[11,20,40,49,51,108,154,171,180,191],"cost-effective":[12,164],"Network-on-Chip":[13],"can":[14,109,133,167],"only":[15],"be":[16,110,168],"designed":[17],"in":[18,47,88,148],"45nm":[19],"beyond":[21],"under":[22],"relaxed":[24],"synchronization":[25,66,107,138],"assumption.":[26],"In":[27],"this":[28,30],"direction,":[29],"paper":[31,74,122],"focuses":[32],"GALS":[35,165],"system":[36],"where":[37],"NoC":[39,166],"its":[41],"end-nodes":[42],"have":[43],"independent":[44],"clocks":[45],"(unrelated":[46],"frequency":[48],"phase)":[50],"are":[52],"synchronized":[53],"via":[54],"dual-clock":[55],"FIFOs":[56],"at":[57],"network":[58,86],"interfaces.":[59],"Within":[60],"network,":[62],"we":[63],"assume":[64],"mesochronous":[65,106,130],"implemented":[67],"with":[68],"hierarchical":[69],"clock":[70],"tree":[71],"distribution.":[72],"This":[73],"contributes":[75],"two":[76],"essential":[77],"components":[78],"of":[79,129,137,177,183,193],"any":[80],"practical":[81],"design":[82,99,125,195],"automation":[83],"support":[84],"for":[85,105,144],"instantiation":[87],"target":[90],"system.":[91],"On":[92,117],"one":[93],"hand,":[94,120],"it":[95],"introduces":[96],"switch":[98],"which":[100],"greatly":[101],"reduces":[102],"overhead":[104],"adapted":[111],"to":[112],"meet":[113],"different":[114],"layout":[115,155],"constraints.":[116,156],"other":[119],"illustrates":[123,161],"space":[126],"exploration":[127,185],"framework":[128],"links":[131],"direct":[134],"selection":[136],"options":[139],"port-by-port":[142],"basis":[143],"all":[145],"switches":[147],"NoC,":[150],"based":[151],"timing":[153],"A":[157],"final":[158],"case":[159],"study":[160],"how":[162],"assembled,":[169],"placed":[170],"routed":[172],"by":[173],"exploiting":[174],"flexibility":[176],"architecture":[179],"outcomes":[182],"framework,":[186],"thus":[187],"proving":[188],"viability":[190],"effectiveness":[192],"platform.":[196]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}