{"id":"https://openalex.org/W4242688368","doi":"https://doi.org/10.1109/date.2010.5457111","title":"An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation","display_name":"An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4242688368","doi":"https://doi.org/10.1109/date.2010.5457111"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457111","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062084540","display_name":"Arnd Geis","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Arnd Geis","raw_affiliation_strings":["IMEC, Leuven, Belgium","Vrije Universiteit Brussel, Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023741797","display_name":"Pierluigi Nuzzoz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pierluigi Nuzzoz","raw_affiliation_strings":["EECS Department, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, Berkeley, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103112055","display_name":"Julien Ryckaert","orcid":"https://orcid.org/0009-0001-0140-3042"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Julien Ryckaert","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004348617","display_name":"Yves Rolainy","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Yves Rolainy","raw_affiliation_strings":["Vrije Universiteit Brussel, Brussel, Brussel, BE"],"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussel, Brussel, BE","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064607196","display_name":"Gerd Vandersteeny","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Gerd Vandersteeny","raw_affiliation_strings":["Vrije Universiteit Brussel, Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042750271","display_name":"Jan Craninckx","orcid":"https://orcid.org/0000-0002-3980-0203"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jan Craninckx","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5062084540"],"corresponding_institution_ids":["https://openalex.org/I13469542","https://openalex.org/I4210114974"],"apc_list":null,"apc_paid":null,"fwci":0.2886,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68696487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"56","issue":null,"first_page":"697","last_page":"701"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7890462875366211},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7562540173530579},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6543058156967163},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6104466915130615},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6096845865249634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5833122730255127},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5039011836051941},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5011100769042969},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4660649597644806},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.444974809885025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40595391392707825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3632737994194031},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.346240758895874},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2566181421279907},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.17009630799293518}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7890462875366211},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7562540173530579},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6543058156967163},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6104466915130615},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6096845865249634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5833122730255127},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5039011836051941},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5011100769042969},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4660649597644806},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.444974809885025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40595391392707825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3632737994194031},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.346240758895874},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2566181421279907},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.17009630799293518},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457111","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1963587099","https://openalex.org/W2049237053","https://openalex.org/W2067999683","https://openalex.org/W2124340165","https://openalex.org/W2133898377","https://openalex.org/W2151261553","https://openalex.org/W2167706963","https://openalex.org/W2169542778","https://openalex.org/W2524215942","https://openalex.org/W6640896962","https://openalex.org/W6727314826","https://openalex.org/W6987276964"],"related_works":["https://openalex.org/W2375805238","https://openalex.org/W2120594519","https://openalex.org/W2774664569","https://openalex.org/W3095898867","https://openalex.org/W1975478216","https://openalex.org/W3121516359","https://openalex.org/W2576236588","https://openalex.org/W4205835593","https://openalex.org/W2099990255","https://openalex.org/W3177609342"],"abstract_inverted_index":{"A":[0,13],"wide":[1],"tuning":[2,45],"range":[3,46],"LO":[4],"generation":[5],"architecture":[6],"for":[7,51,85],"software":[8],"defined":[9],"radio":[10],"is":[11],"presented.":[12],"dual":[14],"VCO":[15,44],"approach":[16],"followed":[17],"by":[18],"a":[19,43,52,72],"programmable":[20],"divider":[21,78],"chain":[22,79],"based":[23],"on":[24],"high-speed":[25],"dynamic":[26],"CMOS":[27,40],"latches":[28],"provides":[29],"full":[30],"rail-to-rail":[31],"operation":[32],"with":[33],"low":[34],"power":[35,53],"consumption.":[36],"The":[37,75],"1.2V":[38],"90nm":[39],"implementation":[41],"achieves":[42],"between":[47,55,81],"6":[48],"to":[49,57,83],"13.6GHz":[50],"consumption":[54],"3.5":[56],"13.4mW":[58],"and":[59,77],"phase":[60],"noise":[61],"figure":[62],"of":[63,65],"merit":[64],"182dBc/Hz":[66],"measured":[67],"at":[68],"3MHz":[69],"offset":[70],"from":[71],"12GHz":[73],"carrier.":[74],"VCO-multiplexer":[76],"consumes":[80],"5.9":[82],"8.1mW":[84],"this":[86],"frequency":[87],"range.":[88]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
