{"id":"https://openalex.org/W4251154776","doi":"https://doi.org/10.1109/date.2010.5457107","title":"Reliability- and process variation-aware placement for FPGAs","display_name":"Reliability- and process variation-aware placement for FPGAs","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4251154776","doi":"https://doi.org/10.1109/date.2010.5457107"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016242113","display_name":"Assem A. M. Bsoul","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Assem A M Bsoul","raw_affiliation_strings":["ECE Department, University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001273052","display_name":"Naraig Manjikian","orcid":null},"institutions":[{"id":"https://openalex.org/I204722609","display_name":"Queen's University","ror":"https://ror.org/02y72wh86","country_code":"CA","type":"education","lineage":["https://openalex.org/I204722609"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Naraig Manjikian","raw_affiliation_strings":["ECE Department, Queen's University, Kingston, ON, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, Queen's University, Kingston, ON, Canada","institution_ids":["https://openalex.org/I204722609"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["ECE Department, University of Colorado at Boulder, Boulder, CO, U.S.A"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Colorado at Boulder, Boulder, CO, U.S.A","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016242113"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.7318,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.86678387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1809","last_page":"1814"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8334734439849854},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7227925062179565},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.662456214427948},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6334589719772339},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6253992319107056},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5449205636978149},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.5091666579246521},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.48774200677871704},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4770590364933014},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.440839946269989},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.216204434633255},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15508270263671875},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.1497306227684021},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13657692074775696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1310722529888153}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8334734439849854},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7227925062179565},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.662456214427948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6334589719772339},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6253992319107056},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5449205636978149},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.5091666579246521},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.48774200677871704},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4770590364933014},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.440839946269989},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.216204434633255},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15508270263671875},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.1497306227684021},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13657692074775696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1310722529888153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2374313965","https://openalex.org/W2157278395","https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2905252662","https://openalex.org/W4293235276","https://openalex.org/W2117533672","https://openalex.org/W2126298267","https://openalex.org/W2017450471"],"abstract_inverted_index":{"Negative":[0],"bias":[1],"temperature":[2],"instability":[3],"(NBTI)":[4],"significantly":[5],"affects":[6],"nanoscale":[7],"integrated":[8],"circuit":[9],"performance":[10,93],"and":[11,74,94,123,198],"reliability.":[12],"The":[13,82,148,179],"degradation":[14,63],"in":[15,46,169],"threshold":[16],"voltage":[17],"(V":[18],"<sub":[19,35],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[20,36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sub>":[21,37],")":[22],"due":[23,67],"to":[24,58,68,89],"NBTI":[25,73],"is":[26,50],"further":[27],"affected":[28],"by":[29,156],"the":[30,60,69,91,101,130,152,164,170],"initial":[31],"value":[32],"of":[33,64,72,96,146,154,163,177],"V":[34],"from":[38,137],"fabrication-induced":[39],"process":[40],"variation":[41],"(PV).":[42],"Addressing":[43],"these":[44],"challenges":[45],"embedded":[47],"FPGA":[48,53,66,97,166,196],"designs":[49,98],"possible,":[51],"as":[52],"reconfigurablility":[54],"can":[55,85],"be":[56,87],"exploited":[57],"measure":[59],"exact":[61],"timing":[62,118],"an":[65],"joint":[70,110],"effect":[71,153],"PV":[75,135],"at":[76],"run":[77],"time":[78],"with":[79,143,172,187],"low":[80],"overhead.":[81],"gathered":[83],"information":[84],"then":[86],"used":[88,168],"improve":[90],"run-time":[92,175,189],"reliability":[95],"without":[99],"targeting":[100],"pessimistic":[102],"worst":[103],"case.":[104],"In":[105],"this":[106],"paper,":[107],"we":[108,133],"present":[109],"NBTI/PV-aware":[111,117],"placement":[112],"techniques":[113,150],"for":[114,160,194],"FPGAs,":[115],"including":[116],"analysis,":[119],"region-based":[120],"delay":[121],"estimation,":[122],"a":[124,144,173],"new":[125],"move-acceptance":[126,181],"procedure.":[127],"To":[128],"evaluate":[129],"proposed":[131,149],"techniques,":[132],"combine":[134],"measurements":[136],"15":[138,165],"Xilinx":[139],"Virtex-II":[140],"Pro":[141],"FPGAs":[142],"model":[145],"NBTI.":[147],"reduce":[151],"NBTI/PV":[155],"more":[157],"than":[158],"60%":[159,162],"over":[161],"chips":[167],"experiments,":[171],"typical":[174],"overhead":[176],"1.4-1.8X.":[178],"standalone":[180],"procedure":[182],"also":[183],"produces":[184],"good":[185],"results":[186],"negligible":[188],"overhead,":[190],"making":[191],"it":[192],"suitable":[193],"online":[195],"compilation":[197],"optimization":[199],"flows.":[200]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}