{"id":"https://openalex.org/W4249632768","doi":"https://doi.org/10.1109/date.2010.5457103","title":"Retiming multi-rate DSP algorithms to meet real-time requirement","display_name":"Retiming multi-rate DSP algorithms to meet real-time requirement","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4249632768","doi":"https://doi.org/10.1109/date.2010.5457103"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025039922","display_name":"Xue-Yang Zhu","orcid":"https://orcid.org/0000-0002-2832-5590"},"institutions":[{"id":"https://openalex.org/I4210128818","display_name":"Institute of Software","ror":"https://ror.org/033dfsn42","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210128818"]},{"id":"https://openalex.org/I4391767820","display_name":"State Key Laboratory of Computer Science","ror":"https://ror.org/01hsx4r68","country_code":null,"type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210128818","https://openalex.org/I4391767820"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xue-Yang Zhu","raw_affiliation_strings":["State Key Laboratory of Computer Science, Institute of Software, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Computer Science, Institute of Software, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210128818","https://openalex.org/I4391767820"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5025039922"],"corresponding_institution_ids":["https://openalex.org/I4210128818","https://openalex.org/I4391767820"],"apc_list":null,"apc_paid":null,"fwci":0.4994,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70569529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1785","last_page":"1790"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9935200214385986},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7984603643417358},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7494570016860962},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7453540563583374},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4627784192562103},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45445749163627625},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.43728041648864746},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4346754848957062},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.43106722831726074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3854864835739136},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16563239693641663},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.14420932531356812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0795074999332428}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9935200214385986},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7984603643417358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7494570016860962},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7453540563583374},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4627784192562103},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45445749163627625},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.43728041648864746},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4346754848957062},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.43106722831726074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3854864835739136},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16563239693641663},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.14420932531356812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0795074999332428},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W76448128","https://openalex.org/W1501488688","https://openalex.org/W1537151756","https://openalex.org/W2031144446","https://openalex.org/W2033872646","https://openalex.org/W2087656024","https://openalex.org/W2096782987","https://openalex.org/W2102825143","https://openalex.org/W2106417701","https://openalex.org/W2117332593","https://openalex.org/W2120431055","https://openalex.org/W6603079495","https://openalex.org/W6630102723","https://openalex.org/W6632020608","https://openalex.org/W6658957694"],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W2100317950","https://openalex.org/W1993813981","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W4239668215","https://openalex.org/W2379636925","https://openalex.org/W2151011956"],"abstract_inverted_index":{"Multi-rate":[0],"digital":[1],"signal":[2],"processing(DSP)":[3],"algorithms":[4],"are":[5],"usually":[6],"modeled":[7],"by":[8,64],"synchronous":[9],"dataflow":[10],"graphs(SDFGs).":[11],"Performing":[12],"with":[13],"high":[14],"enough":[15],"throughput":[16],"is":[17,46,52],"a":[18,23,47,53,95],"key":[19],"real-time":[20,39],"requirement":[21,40],"of":[22,33,41,103],"DSP":[24],"algorithm.":[25],"Therefore":[26],"how":[27],"to":[28,36,91,98],"decrease":[29],"the":[30,38,42,70,89,100],"iteration":[31,101],"period":[32,102],"an":[34,73,82,104],"SDFG":[35,74,90,105],"meet":[37],"system":[43],"under":[44],"consideration":[45],"very":[48],"important":[49],"problem.":[50],"Retiming":[51],"prominent":[54],"graph":[55],"transformation":[56],"technique":[57],"for":[58,93],"performance":[59],"optimizing.":[60],"In":[61],"this":[62],"paper,":[63],"proving":[65],"some":[66],"useful":[67],"properties":[68],"about":[69],"relationship":[71],"between":[72],"and":[75],"its":[76],"equivalent":[77],"homogeneous":[78],"SDFG(HSDFG),":[79],"we":[80],"present":[81],"efficient":[83],"retiming":[84,97],"algorithm,":[85],"which":[86],"needn't":[87],"convert":[88],"HSDFG,":[92],"finding":[94],"feasible":[96],"reduce":[99],"as":[106],"required.":[107]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}