{"id":"https://openalex.org/W4238599533","doi":"https://doi.org/10.1109/date.2010.5457064","title":"PM-COSYN: PE and memory co-synthesis for MPSoCs","display_name":"PM-COSYN: PE and memory co-synthesis for MPSoCs","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4238599533","doi":"https://doi.org/10.1109/date.2010.5457064"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114859256","display_name":"Yi-Jung Chen","orcid":"https://orcid.org/0000-0002-3646-7716"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Jung Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046948316","display_name":"Chia-Lin Yang","orcid":"https://orcid.org/0000-0003-0091-5027"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Lin Yang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036436398","display_name":"Po-Han Wang","orcid":"https://orcid.org/0000-0002-6359-2109"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Han Wang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114859256"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.47047225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":null,"first_page":"1590","last_page":"1595"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8750682473182678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.80503249168396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5353349447250366},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.517331063747406},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5017893314361572},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4935189485549927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4775168001651764},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4651449918746948},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43113693594932556},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42401063442230225},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21274957060813904},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17991453409194946}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8750682473182678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.80503249168396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5353349447250366},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.517331063747406},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5017893314361572},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4935189485549927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4775168001651764},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4651449918746948},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43113693594932556},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42401063442230225},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21274957060813904},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17991453409194946}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1737052233","https://openalex.org/W1823255052","https://openalex.org/W1997145140","https://openalex.org/W2057108708","https://openalex.org/W2073617174","https://openalex.org/W2086807722","https://openalex.org/W2113546900","https://openalex.org/W2126799727","https://openalex.org/W2151937931","https://openalex.org/W2165972424","https://openalex.org/W3143988565","https://openalex.org/W3146120420","https://openalex.org/W3150544384","https://openalex.org/W4235172414","https://openalex.org/W4239331546","https://openalex.org/W4250661686","https://openalex.org/W6668886191","https://openalex.org/W6683884178"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2036525499","https://openalex.org/W2143690511","https://openalex.org/W4281569059","https://openalex.org/W1975698617","https://openalex.org/W2770431327","https://openalex.org/W2079019992","https://openalex.org/W2135236335","https://openalex.org/W2546565930","https://openalex.org/W1609765068"],"abstract_inverted_index":{"Multi-Processor":[0],"System-on-Chips":[1],"(MPSoCs)":[2],"exploit":[3],"task-level":[4],"parallelism":[5],"to":[6,23,30,84,90,106,142,152],"achieve":[7,91],"high":[8],"computation":[9,98],"throughput,":[10],"but":[11],"concurrent":[12],"memory":[13,20,37,51,96,111],"accesses":[14],"from":[15],"multiple":[16],"PEs":[17],"may":[18],"cause":[19],"bottleneck.":[21],"Therefore,":[22,100],"maximize":[24],"system":[25,120],"performance,":[26],"it":[27],"is":[28,82,105,122,128],"important":[29],"simultaneously":[31],"consider":[32],"the":[33,63,86,101,125,143,146],"PE":[34,47,65,108],"and":[35,49,66,97,109,124],"on-chip":[36,50,110],"architecture":[38,117],"design.":[39],"However,":[40],"in":[41,76],"a":[42,78,92,153,158],"traditional":[43],"MPSoC":[44,80],"design":[45,81,94],"flow,":[46],"allocation":[48,52,140],"are":[53],"often":[54],"considered":[55],"independently.":[56],"To":[57],"tackle":[58],"this":[59],"problem,":[60],"we":[61],"propose":[62],"first":[64],"Memory":[67],"Co-synthesis":[68],"(PM-COSYN)":[69],"framework":[70],"for":[71,112],"MPSoCs.":[72],"One":[73],"critical":[74],"issue":[75],"such":[77,118],"memory-aware":[79],"how":[83],"utilize":[85],"available":[87],"die":[88],"area":[89,126],"balanced":[93],"between":[95],"subsystems.":[99],"goal":[102],"of":[103,145],"PM-COSYN":[104,135,156],"allocate":[107],"MPSoCs":[113],"with":[114,161],"Network-on-Chip":[115],"(NoC)":[116],"that":[119],"performance":[121],"maximized":[123],"constraint":[127],"met.":[129],"The":[130],"experimental":[131],"results":[132],"show":[133],"that,":[134],"can":[136],"synthesize":[137],"NoC":[138],"resource":[139],"according":[141],"needs":[144],"target":[147],"task":[148],"set.":[149],"When":[150],"comparing":[151],"Simulated-Annealing":[154],"method,":[155],"generates":[157],"comparable":[159],"solution":[160],"much":[162],"shorter":[163],"CPU":[164],"time.":[165]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}