{"id":"https://openalex.org/W4247388151","doi":"https://doi.org/10.1109/date.2010.5457060","title":"Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors","display_name":"Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4247388151","doi":"https://doi.org/10.1109/date.2010.5457060"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071894058","display_name":"Lei Zhang","orcid":"https://orcid.org/0000-0002-5540-6441"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lei Zhang","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100397963","display_name":"Yue Yu","orcid":"https://orcid.org/0000-0002-3315-639X"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yue Yu","raw_affiliation_strings":["Department of Computer Science, Illinois Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Illinois Institute of Technology, USA","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100743206","display_name":"Jianbo Dong","orcid":"https://orcid.org/0000-0003-0939-8943"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianbo Dong","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016864694","display_name":"Yinhe Han","orcid":"https://orcid.org/0000-0003-0904-6681"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106626795","display_name":"Shangping Ren","orcid":"https://orcid.org/0000-0001-6026-4495"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shangping Ren","raw_affiliation_strings":["Department of Computer Science, Illinois Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Illinois Institute of Technology, USA","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023380073","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-0874-814X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5071894058"],"corresponding_institution_ids":["https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":1.7806,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86994829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"21","issue":null,"first_page":"1566","last_page":"1571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7614657878875732},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7126694321632385},{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.6210035085678101},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.610248863697052},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5690644383430481},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.532768189907074},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4900709390640259},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.48858126997947693},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46135708689689636},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4593304991722107},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4375545382499695},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2728508412837982},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22680389881134033},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.20965132117271423},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16251251101493835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09423491358757019}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7614657878875732},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7126694321632385},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.6210035085678101},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.610248863697052},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5690644383430481},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.532768189907074},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4900709390640259},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.48858126997947693},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46135708689689636},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4593304991722107},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4375545382499695},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2728508412837982},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22680389881134033},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.20965132117271423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16251251101493835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09423491358757019},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W376280045","https://openalex.org/W1989633053","https://openalex.org/W2022038016","https://openalex.org/W2100740649","https://openalex.org/W2102735638","https://openalex.org/W2123184444","https://openalex.org/W2137813456","https://openalex.org/W2157225945","https://openalex.org/W4233714602","https://openalex.org/W4254121524"],"related_works":["https://openalex.org/W1981002473","https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W2152623100","https://openalex.org/W4214878056","https://openalex.org/W1580144672","https://openalex.org/W2142042635","https://openalex.org/W1988127757","https://openalex.org/W2931601198","https://openalex.org/W2014180607"],"abstract_inverted_index":{"Topology":[0],"virtualization":[1],"techniques":[2],"are":[3,74],"proposed":[4],"for":[5,47,142],"NoC-based":[6],"many-core":[7],"processors":[8],"with":[9,27,117,132],"core-level":[10],"redundancy":[11],"to":[12,40,66,77],"isolate":[13],"hardware":[14],"changes":[15],"caused":[16],"by":[17],"on-chip":[18,32],"defective":[19],"cores.":[20,68],"Prior":[21],"work":[22],"focuses":[23],"on":[24,104],"homogeneous":[25],"cores":[26,53,83,116],"symmetric":[28],"performance":[29,37,52,119],"and":[30],"optimizes":[31],"communication":[33],"only.":[34],"However,":[35],"core-to-core":[36],"asymmetry":[38],"due":[39],"manufacturing":[41],"process":[42],"variations":[43],"poses":[44],"new":[45,106],"challenges":[46],"constructing":[48],"virtual":[49,58,127],"topologies.":[50],"Lower":[51],"may":[54],"scatter":[55],"over":[56],"a":[57,70,78,97,105],"topology,":[59],"while":[60],"operating":[61],"systems":[62],"typically":[63],"allocate":[64],"tasks":[65],"continuous":[67],"As":[69],"result,":[71],"parallel":[72],"applications":[73,131],"probably":[75],"assigned":[76],"region":[79],"containing":[80],"many":[81],"slower":[82],"that":[84],"become":[85],"bottlenecks.":[86],"To":[87],"tackle":[88],"the":[89],"above":[90],"problem,":[91],"in":[92],"this":[93],"paper":[94],"we":[95],"present":[96],"novel":[98],"performance-asymmetry-aware":[99],"reconfiguration":[100],"algorithm":[101],"Bubble-Up":[102,113],"based":[103],"metric":[107],"called":[108],"core":[109],"fragmentation":[110],"factor":[111],"(CFF).":[112],"can":[114],"arrange":[115],"similar":[118],"closer,":[120],"yet":[121],"maintaining":[122],"reasonable":[123],"hop":[124],"distances":[125],"between":[126],"neighbors,":[128],"thus":[129],"accelerating":[130],"higher":[133],"degree":[134],"of":[135],"parallelism,":[136],"without":[137],"changing":[138],"existing":[139],"allocation":[140],"strategies":[141],"OS.":[143],"Experimental":[144],"results":[145],"show":[146],"its":[147],"effectiveness.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}