{"id":"https://openalex.org/W4234214783","doi":"https://doi.org/10.1109/date.2010.5457044","title":"Clock skew optimization considering complicated power modes","display_name":"Clock skew optimization considering complicated power modes","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4234214783","doi":"https://doi.org/10.1109/date.2010.5457044"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103492644","display_name":"Chiao-Ling Lung","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]},{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chiao-Ling Lung","raw_affiliation_strings":["Industrial Technology and Research Institute, Hsinchu, Taiwan","National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048736357","display_name":"Zi-Yi Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zi-Yi Zeng","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052752950","display_name":"Chung-Han Chou","orcid":"https://orcid.org/0000-0002-9792-5370"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Han Chou","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073382186","display_name":"Shih-Chieh Chang","orcid":"https://orcid.org/0000-0003-0717-6466"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chieh Chang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103492644"],"corresponding_institution_ids":["https://openalex.org/I25846049","https://openalex.org/I4210148468"],"apc_list":null,"apc_paid":null,"fwci":2.0205,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.88200281,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"15","issue":null,"first_page":"1474","last_page":"1479"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8339139819145203},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7375098466873169},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6200544834136963},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.6122578382492065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5900132656097412},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5668307542800903},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5437548756599426},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5163208842277527},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4797033667564392},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45602840185165405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2187286913394928},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16323283314704895},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12236231565475464},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11312174797058105},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.09221124649047852}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8339139819145203},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7375098466873169},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6200544834136963},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.6122578382492065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5900132656097412},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5668307542800903},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5437548756599426},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5163208842277527},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4797033667564392},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45602840185165405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2187286913394928},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16323283314704895},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12236231565475464},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11312174797058105},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.09221124649047852},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1501346096","https://openalex.org/W1507707340","https://openalex.org/W1514437667","https://openalex.org/W1974413903","https://openalex.org/W1995101179","https://openalex.org/W2002982872","https://openalex.org/W2014324732","https://openalex.org/W2110697119","https://openalex.org/W2113537658","https://openalex.org/W2136608780","https://openalex.org/W2136768070","https://openalex.org/W2137807823","https://openalex.org/W2139937095","https://openalex.org/W2142850552","https://openalex.org/W2155621287","https://openalex.org/W2158881717","https://openalex.org/W4240582731","https://openalex.org/W4244408356","https://openalex.org/W4247089581","https://openalex.org/W6651062404","https://openalex.org/W6653312918"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2199871724","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W4247860997","https://openalex.org/W2087612346"],"abstract_inverted_index":{"To":[0],"conserve":[1],"energy,":[2],"a":[3,16,35,62,83],"design":[4,17],"which":[5],"utilizes":[6],"different":[7,20,42],"power":[8,21,43],"modes":[9],"has":[10,18],"been":[11],"widely":[12],"adopted.":[13],"However,":[14],"when":[15],"many":[19],"modes,":[22,44],"clock":[23,50,59],"tree":[24],"optimization":[25],"(CTO)":[26],"becomes":[27],"very":[28],"difficult.":[29],"In":[30],"this":[31],"paper,":[32],"we":[33],"propose":[34],"two-level":[36],"power-mode-aware":[37,71],"CTO":[38,47,57,72],"methodology.":[39],"Among":[40],"all":[41],"the":[45,55,70,78],"chip-level":[46],"globally":[48],"reduces":[49,58],"skew":[51,60],"among":[52],"modules,":[53],"whereas":[54],"module-level":[56],"within":[61],"single":[63],"module.":[64],"Our":[65],"experimental":[66],"results":[67],"show":[68],"that":[69],"can":[73],"achieve":[74],"significant":[75],"improvement":[76],"in":[77,86],"worst-case":[79],"condition":[80],"with":[81],"only":[82],"minor":[84],"penalty":[85],"area.":[87]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}