{"id":"https://openalex.org/W4233686852","doi":"https://doi.org/10.1109/date.2010.5457043","title":"Contango: Integrated optimization of SoC clock networks","display_name":"Contango: Integrated optimization of SoC clock networks","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4233686852","doi":"https://doi.org/10.1109/date.2010.5457043"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100747323","display_name":"Dongjin Lee","orcid":"https://orcid.org/0000-0001-5009-6096"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dongjin Lee","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L Markov","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100747323"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.51591888,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74694575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1468","last_page":"1473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7391998171806335},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6995633840560913},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6594284772872925},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6572153568267822},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6520023345947266},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.563052773475647},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5257516503334045},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5008335113525391},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46858710050582886},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45504653453826904},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4352654218673706},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.42671021819114685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42356282472610474},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3997564911842346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21534186601638794},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2126500904560089},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19920071959495544},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.16380459070205688}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7391998171806335},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6995633840560913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6594284772872925},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6572153568267822},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6520023345947266},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.563052773475647},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5257516503334045},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5008335113525391},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46858710050582886},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45504653453826904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4352654218673706},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.42671021819114685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42356282472610474},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3997564911842346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21534186601638794},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2126500904560089},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19920071959495544},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.16380459070205688},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W139379234","https://openalex.org/W1507707340","https://openalex.org/W1974610062","https://openalex.org/W2023981464","https://openalex.org/W2032842232","https://openalex.org/W2069345435","https://openalex.org/W2123524254","https://openalex.org/W2127434816","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2149417654","https://openalex.org/W2160252016","https://openalex.org/W2171825402","https://openalex.org/W4213075593","https://openalex.org/W4229741927","https://openalex.org/W6605739957","https://openalex.org/W6643749829"],"related_works":["https://openalex.org/W2144282137","https://openalex.org/W2127379989","https://openalex.org/W2391115906","https://openalex.org/W2169934076","https://openalex.org/W2112814021","https://openalex.org/W1999924508","https://openalex.org/W2032549010","https://openalex.org/W1987455272","https://openalex.org/W2535684672","https://openalex.org/W3003637293"],"abstract_inverted_index":{"On-chip":[0],"clock":[1,53],"networks":[2],"are":[3],"remarkable":[4],"in":[5,16,29],"their":[6,17,30],"impact":[7],"on":[8,81],"the":[9],"performance":[10],"and":[11,39,46,60,87],"power":[12],"of":[13,22,52],"synchronous":[14],"circuits,":[15],"susceptibility":[18],"to":[19,56,73,92],"adverse":[20],"effects":[21],"semiconductor":[23],"technology":[24],"scaling,":[25],"as":[26,28,69,71],"well":[27,70],"strong":[31],"potential":[32],"for":[33,49],"improvement":[34],"through":[35],"better":[36],"CAD":[37],"algorithms":[38,45],"tools.":[40],"Our":[41,75],"work":[42],"offers":[43],"new":[44],"a":[47],"methodology":[48],"SPICE-accurate":[50],"optimization":[51],"networks,":[54],"coordinated":[55],"satisfy":[57],"slew":[58],"constraints":[59],"achieve":[61],"best":[62],"trade-offs":[63],"between":[64],"skew,":[65],"insertion":[66],"delay,":[67],"power,":[68],"tolerance":[72],"variations.":[74],"implementation,":[76],"called":[77],"Contango,":[78],"is":[79],"evaluated":[80],"45nm":[82],"benchmarks":[83],"from":[84],"IBM":[85],"Research":[86],"Texas":[88],"Instruments":[89],"with":[90],"up":[91],"50K":[93],"sinks.":[94]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}