{"id":"https://openalex.org/W4237518352","doi":"https://doi.org/10.1109/date.2010.5457030","title":"Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network","display_name":"Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4237518352","doi":"https://doi.org/10.1109/date.2010.5457030"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008805330","display_name":"Minje Jun","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minje Jun","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086877012","display_name":"Sungroh Yoon","orcid":"https://orcid.org/0000-0002-2367-197X"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungroh Yoon","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084016800","display_name":"Eui-Young Chung","orcid":"https://orcid.org/0000-0003-2013-8763"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eui-Young Chung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3729,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71018601,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"28","issue":null,"first_page":"1390","last_page":"1395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7917952537536621},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.7275062799453735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6369813680648804},{"id":"https://openalex.org/keywords/logical-topology","display_name":"Logical topology","score":0.5932351350784302},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5673582553863525},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5642539262771606},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25050610303878784},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2338990867137909},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09703564643859863}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7917952537536621},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.7275062799453735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6369813680648804},{"id":"https://openalex.org/C117729477","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Logical topology","level":3,"score":0.5932351350784302},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5673582553863525},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5642539262771606},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25050610303878784},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2338990867137909},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09703564643859863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1974843053","https://openalex.org/W1995574570","https://openalex.org/W2101633590","https://openalex.org/W2102128779","https://openalex.org/W2107772170","https://openalex.org/W2127430446","https://openalex.org/W2132249049","https://openalex.org/W2142598227","https://openalex.org/W2151937931","https://openalex.org/W2164181805","https://openalex.org/W2171950980","https://openalex.org/W3146157974","https://openalex.org/W3147592237","https://openalex.org/W3147963936","https://openalex.org/W4237449102","https://openalex.org/W4247314338","https://openalex.org/W4253816386","https://openalex.org/W6643232239","https://openalex.org/W6675596683","https://openalex.org/W6677701396","https://openalex.org/W6679068672"],"related_works":["https://openalex.org/W1879279916","https://openalex.org/W2118201077","https://openalex.org/W3215916018","https://openalex.org/W2232402608","https://openalex.org/W3151408574","https://openalex.org/W2188936290","https://openalex.org/W2158397267","https://openalex.org/W2137187898","https://openalex.org/W2139354275","https://openalex.org/W1984360877"],"abstract_inverted_index":{"On-chip":[0],"interconnection":[1],"network":[2],"is":[3,115],"a":[4,39,77,89,136,143,163,175],"crucial":[5],"design":[6,79,86,92,145,149,191,194],"component":[7],"in":[8,99],"high-performance":[9],"System-on-Chips":[10],"(SoCs).":[11],"Many":[12],"of":[13,21,51,110,159,207],"previous":[14],"works":[15],"have":[16],"focused":[17],"on":[18],"the":[19,26,49,71,101,104,119,125,129,133,160,166,184,201,205,221],"automation":[20],"its":[22,30],"topology":[23,27,105,120,127,137,164,176],"design,":[24],"since":[25],"largely":[28],"determines":[29],"overall":[31],"performance.":[32],"For":[33],"this":[34,171],"purpose,":[35],"they":[36,69],"mostly":[37],"require":[38],"switch":[40,46,112,181,185],"library":[41,113],"which":[42],"includes":[43],"all":[44,132],"possible":[45],"configurations":[47],"(e.g.":[48,81],"number":[50],"in/output":[52],"ports":[53],"and":[54,65,84,147,193,204,217],"data":[55],"width)":[56],"with":[57,76,128,142,179,189,224],"their":[58],"implementation":[59,95,167],"costs":[60,96],"such":[61],"as":[62],"delay,":[63],"area,":[64],"power.":[66],"More":[67],"precisely,":[68],"characterize":[70],"switches":[72,134,161],"by":[73,213,220],"synthesizing":[74],"them":[75,154],"common":[78,85,144,148],"objective":[80,146],"minimizing":[82],"area)":[83],"constraints":[87],"for":[88,162],"given":[90],"gate-level":[91],"library.":[93],"The":[94,107,196],"are":[97,187],"used":[98],"evaluating":[100],"topologies":[102,209],"throughout":[103],"synthesis.":[106],"major":[108],"drawback":[109],"single":[111],"approach":[114],"that":[116,131,200],"it":[117],"forces":[118],"synthesis":[121,177,226],"methods":[122],"to":[123,215],"search":[124],"best":[126],"assumption":[130,152],"comprising":[135],"will":[138],"be":[139,211],"implemented":[140],"(synthesized)":[141],"constraints.":[150,195],"Such":[151],"prevents":[153],"from":[155,165],"exploring":[156],"diverse":[157],"combinations":[158],"perspective.":[168],"To":[169],"tackle":[170],"issue,":[172],"we":[173],"propose":[174],"method":[178,223],"multiple":[180],"libraries,":[182],"where":[183],"libraries":[186],"prepared":[188],"different":[190],"objectives":[192],"experimental":[197],"results":[198],"show":[199],"power":[202],"consumption":[203],"area":[206],"optimal":[208],"can":[210],"saved":[212],"up":[214],"67.1%":[216],"27.2%,":[218],"respectively,":[219],"proposed":[222],"negligible":[225],"time":[227],"overhead.":[228]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}