{"id":"https://openalex.org/W3148561798","doi":"https://doi.org/10.1109/date.2010.5457021","title":"Construction of dual mode components for reconfiguration aware high-level synthesis","display_name":"Construction of dual mode components for reconfiguration aware high-level synthesis","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3148561798","doi":"https://doi.org/10.1109/date.2010.5457021","mag":"3148561798"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089110665","display_name":"George Economakos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"George Economakos","raw_affiliation_strings":["School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068559664","display_name":"Ioannis Koutras","orcid":"https://orcid.org/0000-0001-5714-8637"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Koutras","raw_affiliation_strings":["School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089110665"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":1.4981,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84716199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1357","last_page":"1360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9544000029563904,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9379553198814392},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8725863695144653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7196226119995117},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7156406044960022},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6240843534469604},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.47858357429504395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4752877950668335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4430277943611145},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.43834513425827026},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.42273572087287903},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3713877499103546},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35463082790374756},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.35431525111198425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2323991358280182}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9379553198814392},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8725863695144653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7196226119995117},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7156406044960022},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6240843534469604},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.47858357429504395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4752877950668335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4430277943611145},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43834513425827026},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.42273572087287903},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3713877499103546},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35463082790374756},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.35431525111198425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2323991358280182},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1559404176","https://openalex.org/W1577039630","https://openalex.org/W1986507733","https://openalex.org/W2052494968","https://openalex.org/W2163916557","https://openalex.org/W2482246557","https://openalex.org/W2913800469","https://openalex.org/W3141208835","https://openalex.org/W6634306564","https://openalex.org/W6758940942"],"related_works":["https://openalex.org/W2120659218","https://openalex.org/W2170506987","https://openalex.org/W4232477076","https://openalex.org/W2367718038","https://openalex.org/W1903431847","https://openalex.org/W2166021916","https://openalex.org/W3141861494","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2161004825"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"has":[2],"recently":[3],"started":[4],"to":[5,10,103,115],"gain":[6,133],"industrial":[7],"acceptance,":[8],"due":[9],"the":[11,17,49,62,81,116,120],"improved":[12],"quality":[13],"of":[14,31,51,83,119,134],"results":[15,123],"and":[16,36,91,144],"multi-objective":[18],"optimizations":[19],"offered.":[20],"One":[21],"optimization":[22],"area":[23,140],"lately":[24],"addressed":[25],"is":[26],"reconfigurable":[27,41],"computing,":[28],"where":[29],"parts":[30],"a":[32],"DFG":[33],"are":[34,56,70,101],"merged":[35],"mapped":[37],"into":[38],"coarse":[39],"grained":[40],"components.":[42,86],"This":[43],"paper":[44],"presents":[45],"an":[46,130],"alternative":[47],"approach,":[48],"construction":[50],"dual":[52,67,76],"mode":[53,68,77],"components":[54,60,69],"which":[55],"exchanged":[57],"with":[58,125],"regular":[59],"in":[61,97,106],"resulting":[63],"RTL":[64,85],"architecture.":[65],"The":[66,122],"constructed":[71],"by":[72],"exhaustive":[73],"search":[74],"for":[75],"functional":[78],"primitives":[79],"inside":[80],"datapath":[82,139],"complicated":[84],"Such":[87],"components,":[88],"like":[89],"multipliers":[90],"dividers,":[92],"that":[93],"would":[94],"remain":[95],"idle":[96],"certain":[98],"control":[99],"steps,":[100],"able":[102],"work":[104],"full-time":[105],"two":[107],"different":[108,126],"modes,":[109],"without":[110,136],"any":[111,137],"reconfiguration":[112],"overhead":[113],"applied":[114],"critical":[117],"path":[118],"application.":[121],"obtained":[124],"DSP":[127],"benchmarks":[128],"show":[129],"average":[131],"performance":[132],"15%,":[135],"practical":[138],"increase,":[141],"offering":[142],"uniform":[143],"balanced":[145],"resource":[146],"utilization.":[147]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}