{"id":"https://openalex.org/W4252375668","doi":"https://doi.org/10.1109/date.2010.5457011","title":"Path-based scheduling in a hardware compiler","display_name":"Path-based scheduling in a hardware compiler","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4252375668","doi":"https://doi.org/10.1109/date.2010.5457011"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062501591","display_name":"Ruirui Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ruirui Gu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Maryland College Park, College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Maryland College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024695101","display_name":"Alessandro Forin","orcid":"https://orcid.org/0000-0003-2902-2337"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alessandro Forin","raw_affiliation_strings":["Microsoft Research, Microsoft Corporation, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Microsoft Corporation, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054285494","display_name":"Neil Pittman","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neil Pittman","raw_affiliation_strings":["Microsoft Research, Microsoft Corporation, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Microsoft Corporation, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062501591"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39009348,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":null,"first_page":"1317","last_page":"1320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8696895837783813},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8282355666160583},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.824731171131134},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.6135230660438538},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5795972347259521},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5712892413139343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5602970719337463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4470165967941284},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44132497906684875},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.43377065658569336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35950469970703125},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2931390404701233},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16447070240974426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8696895837783813},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8282355666160583},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.824731171131134},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.6135230660438538},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5795972347259521},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5712892413139343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5602970719337463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4470165967941284},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44132497906684875},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.43377065658569336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35950469970703125},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2931390404701233},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16447070240974426},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W25231633","https://openalex.org/W128694280","https://openalex.org/W143250578","https://openalex.org/W1674171813","https://openalex.org/W2077183378","https://openalex.org/W2083547532","https://openalex.org/W2091158003","https://openalex.org/W2093032919","https://openalex.org/W2098957648","https://openalex.org/W2109876904","https://openalex.org/W2111345110","https://openalex.org/W2123264781","https://openalex.org/W2133004230","https://openalex.org/W2147180262","https://openalex.org/W2168363137","https://openalex.org/W4236727668","https://openalex.org/W6601038207","https://openalex.org/W6605761704","https://openalex.org/W6673841727","https://openalex.org/W6674788923","https://openalex.org/W6681826654"],"related_works":["https://openalex.org/W3116537445","https://openalex.org/W2040778456","https://openalex.org/W2030063121","https://openalex.org/W2111577037","https://openalex.org/W1580380563","https://openalex.org/W2765088138","https://openalex.org/W2058218097","https://openalex.org/W1998949396","https://openalex.org/W3181015145","https://openalex.org/W2783505431"],"abstract_inverted_index":{"Hardware":[0],"acceleration":[1,23],"uses":[2],"hardware":[3,22,56],"to":[4,20,42],"perform":[5],"some":[6],"software":[7],"functions":[8],"faster":[9],"than":[10],"it":[11],"is":[12],"possible":[13],"on":[14],"a":[15,55,68],"processor.":[16],"This":[17],"paper":[18],"proposes":[19],"optimize":[21],"using":[24],"path-based":[25],"scheduling":[26],"algorithms":[27],"derived":[28],"from":[29,34],"dataflow":[30],"static":[31],"scheduling,":[32],"and":[33],"control-flow":[35],"state":[36],"machines.":[37],"These":[38],"techniques":[39],"are":[40],"applied":[41],"the":[43,81],"MIPS-to-Verilog":[44],"(M2V)":[45],"compiler,":[46],"which":[47],"translates":[48],"blocks":[49,79],"of":[50,70],"MIPS":[51],"machine":[52],"code":[53],"into":[54],"design":[57],"represented":[58],"in":[59,72],"Verilog":[60],"for":[61,75],"reconfigurable":[62],"platforms.":[63],"The":[64],"simulation":[65],"results":[66],"demonstrate":[67],"factor":[69],"22":[71],"performance":[73],"improvement":[74],"simple":[76],"self-looped":[77],"basic":[78],"over":[80],"base":[82],"compiler.":[83]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}