{"id":"https://openalex.org/W4240710110","doi":"https://doi.org/10.1109/date.2010.5457006","title":"Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems","display_name":"Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4240710110","doi":"https://doi.org/10.1109/date.2010.5457006"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457006","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079486968","display_name":"Sven van Haastregt","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Sven van Haastregt","raw_affiliation_strings":["LIACS, Leiden University, Leiden, Netherlands"],"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056895686","display_name":"Eyal Halm","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Eyal Halm","raw_affiliation_strings":["LIACS, Leiden University, Leiden, Netherlands"],"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064339872","display_name":"Bart Kienhuis","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bart Kienhuis","raw_affiliation_strings":["LIACS, Leiden University, Leiden, Netherlands"],"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, Leiden, Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079486968"],"corresponding_institution_ids":["https://openalex.org/I121797337"],"apc_list":null,"apc_paid":null,"fwci":0.37092356,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69367726,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1297","last_page":"1300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8421186208724976},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.8130040168762207},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7711299657821655},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5867994427680969},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5258565545082092},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43173182010650635},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4164285659790039},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3795364797115326},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3328605890274048}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8421186208724976},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.8130040168762207},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7711299657821655},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5867994427680969},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5258565545082092},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43173182010650635},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4164285659790039},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3795364797115326},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3328605890274048},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457006","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457006","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W2064115172","https://openalex.org/W2092112488","https://openalex.org/W2105278657","https://openalex.org/W2129636943","https://openalex.org/W2141175904","https://openalex.org/W2141480229","https://openalex.org/W2163962121","https://openalex.org/W2168321554","https://openalex.org/W4235667440","https://openalex.org/W4249524951","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W4237297230","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2148915962","https://openalex.org/W2509294597","https://openalex.org/W1980880150","https://openalex.org/W1809394610"],"abstract_inverted_index":{"In":[0,96],"this":[1],"paper,":[2],"we":[3,32,42,105],"present":[4],"a":[5,44,76],"method":[6],"to":[7,65],"analyze":[8],"different":[9],"implementations":[10,74],"of":[11,46,90,110],"stream-based":[12],"applications":[13],"on":[14],"heterogeneous":[15],"multiprocessor":[16],"systems.":[17],"We":[18,81],"take":[19],"both":[20],"resource":[21,53,112],"usage":[22],"and":[23,52,72,102],"performance":[24,88],"constraints":[25],"into":[26],"account.":[27],"For":[28,38],"the":[29,39,100,108],"first":[30],"aspect":[31,41],"use":[33],"an":[34,60],"empirical":[35],"cost":[36,54,113],"model.":[37],"second":[40],"build":[43],"network":[45],"cycle-accurate":[47,70,87],"processor":[48],"simulators.":[49],"The":[50],"simulation":[51],"estimation":[55],"have":[56],"been":[57],"integrated":[58],"in":[59],"existing":[61],"framework,":[62],"allowing":[63],"one":[64],"generate":[66],"fast":[67],"exploration":[68],"simulations,":[69],"simulations":[71],"FPGA":[73],"from":[75],"single":[77],"system":[78],"level":[79],"specification.":[80],"show":[82],"that":[83,107],"with":[84,99],"our":[85,97,111],"methodology":[86],"numbers":[89],"candidate":[91],"systems":[92],"can":[93],"be":[94],"obtained.":[95],"experiments":[98],"QR":[101],"MJPEG":[103],"applications,":[104],"found":[106],"error":[109],"model":[114],"is":[115],"below":[116],"two":[117],"percent.":[118]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}