{"id":"https://openalex.org/W3142152400","doi":"https://doi.org/10.1109/date.2010.5456951","title":"Bounding the shared resource load for the performance analysis of multiprocessor systems","display_name":"Bounding the shared resource load for the performance analysis of multiprocessor systems","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3142152400","doi":"https://doi.org/10.1109/date.2010.5456951","mag":"3142152400"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031005060","display_name":"Simon Schliecker","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Simon Schliecker","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023340702","display_name":"Mircea Negrean","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mircea Negrean","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Ernst","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4at Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031005060"],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":null,"apc_paid":null,"fwci":3.4956,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.93418136,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"3","issue":null,"first_page":"759","last_page":"764"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8924379348754883},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7268840074539185},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.6256212592124939},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5947117209434509},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5877776741981506},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5115659832954407},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4927501976490021},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.48651546239852905},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.48344001173973083},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.4420592188835144},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4250360131263733},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4208889603614807},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.41986536979675293},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3857831656932831},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16284975409507751},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1288030743598938},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1268298327922821}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8924379348754883},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7268840074539185},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.6256212592124939},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5947117209434509},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5877776741981506},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5115659832954407},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4927501976490021},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.48651546239852905},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.48344001173973083},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.4420592188835144},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4250360131263733},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4208889603614807},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.41986536979675293},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3857831656932831},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16284975409507751},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1288030743598938},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1268298327922821},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W254944847","https://openalex.org/W1534452453","https://openalex.org/W1578046452","https://openalex.org/W1910647367","https://openalex.org/W1976251432","https://openalex.org/W1997998060","https://openalex.org/W2047381517","https://openalex.org/W2076285066","https://openalex.org/W2078921946","https://openalex.org/W2100122997","https://openalex.org/W2108024087","https://openalex.org/W2116907615","https://openalex.org/W2117470630","https://openalex.org/W2122593349","https://openalex.org/W2136259863","https://openalex.org/W2171548950","https://openalex.org/W2171997938","https://openalex.org/W2496007067","https://openalex.org/W6631882412","https://openalex.org/W6634874571"],"related_works":["https://openalex.org/W2145592252","https://openalex.org/W2118508246","https://openalex.org/W2407815036","https://openalex.org/W4255008187","https://openalex.org/W4250205214","https://openalex.org/W2036306661","https://openalex.org/W2143087414","https://openalex.org/W1797968800","https://openalex.org/W2105141138","https://openalex.org/W3216777841"],"abstract_inverted_index":{"Predicting":[0],"timing":[1,36],"behavior":[2],"is":[3,143],"key":[4],"to":[5,50,56,131,145],"reliable":[6],"real-time":[7],"system":[8,32],"design":[9],"and":[10,93],"verification,":[11],"but":[12,125,159],"becomes":[13],"increasingly":[14],"difficult":[15],"for":[16],"current":[17],"multiprocessor":[18],"systems":[19],"on":[20,63,102,114],"chip.":[21],"The":[22],"integration":[23],"of":[24,43,67,85,165],"formerly":[25],"separate":[26],"functionality":[27],"into":[28],"a":[29,78,115,132,138],"single":[30,91,116],"multicore":[31],"introduces":[33],"new":[34],"inter-core":[35],"dependencies,":[37],"resulting":[38],"from":[39,70],"the":[40,44,53,57,64,82,103,111,141,163,166],"common":[41],"use":[42],"now":[45],"shared":[46,58,87],"resources.":[47],"In":[48,137],"order":[49],"conservatively":[51],"bound":[52],"delay":[54],"due":[55],"resource":[59,88],"accesses,":[60],"upper":[61],"bounds":[62],"potential":[65],"amount":[66],"conflicting":[68],"requests":[69],"other":[71],"processors":[72],"are":[73,99],"required.":[74],"This":[75,128],"paper":[76],"proposes":[77],"method":[79],"that":[80,98,113,152],"captures":[81],"request":[83],"distances":[84],"multiple":[86,96],"accesses":[89],"by":[90,95],"tasks":[92,97,118],"also":[94,148],"dynamically":[100,161],"scheduled":[101],"same":[104],"processor.":[105],"Unlike":[106],"previous":[107],"work,":[108],"we":[109],"acknowledge":[110],"fact":[112],"processor,":[117],"will":[119],"not":[120,154],"actually":[121],"execute":[122],"in":[123,126],"parallel,":[124],"alternation.":[127],"consideration":[129],"leads":[130],"more":[133],"accurate":[134],"load":[135],"model.":[136],"final":[139],"step,":[140],"approach":[142],"extended":[144],"allow":[146],"addressing":[147],"dynamic":[149],"cache":[150],"misses":[151],"do":[153],"occur":[155],"at":[156],"predefined":[157],"times":[158],"surface":[160],"during":[162],"execution":[164],"tasks.":[167]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}