{"id":"https://openalex.org/W3140186264","doi":"https://doi.org/10.1109/date.2010.5456936","title":"A reconfigurable cache memory with heterogeneous banks","display_name":"A reconfigurable cache memory with heterogeneous banks","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3140186264","doi":"https://doi.org/10.1109/date.2010.5456936","mag":"3140186264"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023559080","display_name":"Domingo Ben\u00edtez","orcid":"https://orcid.org/0000-0003-2952-2972"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Domingo Benitez","raw_affiliation_strings":["SIANI Institute & DIS Department, University of Las Palmas, Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"SIANI Institute & DIS Department, University of Las Palmas, Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051140834","display_name":"Juan Carlos Moure","orcid":"https://orcid.org/0000-0001-6697-0331"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan C Moure","raw_affiliation_strings":["Computer Architecture & Operation Systems Department, University Aut\u00f2noma de Barcelona, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture & Operation Systems Department, University Aut\u00f2noma de Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051751511","display_name":"Dolores Rexachs","orcid":"https://orcid.org/0000-0001-5500-850X"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Dolores Rexachs","raw_affiliation_strings":["Computer Architecture & Operation Systems Department, University Aut\u00f2noma de Barcelona, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture & Operation Systems Department, University Aut\u00f2noma de Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086588481","display_name":"Emilio Luque","orcid":"https://orcid.org/0000-0002-2884-3232"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Emilio Luque","raw_affiliation_strings":["Computer Architecture & Operation Systems Department, University Aut\u00f2noma de Barcelona, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture & Operation Systems Department, University Aut\u00f2noma de Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023559080"],"corresponding_institution_ids":["https://openalex.org/I119635470"],"apc_list":null,"apc_paid":null,"fwci":0.768,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76193609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"10","issue":null,"first_page":"825","last_page":"830"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8634883165359497},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.8471860289573669},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8382304906845093},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.8249990940093994},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.8169258236885071},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.7993065118789673},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.785908043384552},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.7369339466094971},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6241409778594971},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5440106391906738},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.5102958679199219},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.48739510774612427},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4539388120174408},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39807644486427307},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38681909441947937}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8634883165359497},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.8471860289573669},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8382304906845093},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.8249990940093994},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.8169258236885071},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.7993065118789673},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.785908043384552},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.7369339466094971},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6241409778594971},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5440106391906738},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.5102958679199219},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.48739510774612427},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4539388120174408},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39807644486427307},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38681909441947937}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2010.5456936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},{"id":"pmh:oai:accedacris.ulpgc.es:10553/75619","is_oa":false,"landing_page_url":"http://hdl.handle.net/10553/75619","pdf_url":null,"source":{"id":"https://openalex.org/S4306400136","display_name":"Acceda (Universidad de Las Palmas de Gran Canaria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2010 Design, Automation & Test In Europe [ISSN 1530-1591], p. 825-830, (2010)","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9200000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1996086722","https://openalex.org/W2019789145","https://openalex.org/W2042885725","https://openalex.org/W2072730350","https://openalex.org/W2100416723","https://openalex.org/W2114591121","https://openalex.org/W2126372249","https://openalex.org/W2146561901","https://openalex.org/W2150054597","https://openalex.org/W2153456949","https://openalex.org/W2170806963","https://openalex.org/W2174102096","https://openalex.org/W2770992271","https://openalex.org/W3140903683","https://openalex.org/W4234144196","https://openalex.org/W4239592742","https://openalex.org/W4252854535","https://openalex.org/W6681884652","https://openalex.org/W6682278122","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W273173017","https://openalex.org/W2165666031","https://openalex.org/W2152423944","https://openalex.org/W2166675154","https://openalex.org/W2184371594","https://openalex.org/W2464881933","https://openalex.org/W4321259568","https://openalex.org/W162023169","https://openalex.org/W2162744059"],"abstract_inverted_index":{"The":[0,73],"optimal":[1],"size":[2,26],"of":[3,19,62,128,139],"a":[4,44,105,181],"large":[5],"on-chip":[6,47],"cache":[7,20,25,33,48,114,124,160,166,173],"can":[8],"be":[9],"different":[10,12],"for":[11,116],"programs:":[13],"at":[14,50],"some":[15],"point,":[16],"the":[17,31,40,80,112,137,142,147,159,165,172],"reduction":[18],"misses":[21],"achieved":[22],"when":[23],"increasing":[24],"hits":[27],"diminishing":[28],"returns,":[29],"while":[30],"higher":[32],"latency":[34,162],"hurts":[35],"performance.":[36,152],"This":[37],"paper":[38],"presents":[39],"Amorphous":[41],"Cache":[42],"(AC),":[43],"reconfigurable":[45,123],"L2":[46],"aimed":[49],"improving":[51],"performance":[52],"as":[53,55,65],"well":[54],"reducing":[56],"energy":[57,168],"consumption.":[58],"AC":[59,140],"is":[60,98,108],"composed":[61],"heterogeneous":[63],"sub-caches":[64,74],"opposed":[66],"to":[67,83,100,110,180],"common":[68],"caches":[69],"using":[70],"homogenous":[71],"sub-caches.":[72],"are":[75],"turned":[76],"off":[77],"depending":[78],"on":[79,94,155],"application":[81],"workload":[82],"conserve":[84],"power":[85,149,175],"and":[86,104,130,141,151,171],"minimize":[87],"latencies.":[88],"A":[89],"novel":[90,143],"reconfiguration":[91,144],"algorithm":[92,145],"based":[93],"Basic":[95],"Block":[96],"Vectors":[97],"proposed":[99],"recognize":[101],"program":[102,118],"phases,":[103],"learning":[106],"mechanism":[107],"used":[109],"select":[111],"appropriate":[113],"configuration":[115],"each":[117],"phase.":[119],"We":[120],"compare":[121],"our":[122],"with":[125,178],"existing":[126],"proposals":[127],"adaptive":[129],"non-adaptive":[131,182],"caches.":[132],"Our":[133],"results":[134],"show":[135],"that":[136],"combination":[138],"provides":[146],"best":[148],"consumption":[150],"For":[153],"example,":[154],"average,":[156],"it":[157],"reduces":[158],"access":[161],"by":[163,169,176],"55.8%,":[164],"dynamic":[167],"46.5%,":[170],"leakage":[174],"49.3%":[177],"respect":[179],"cache.":[183]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}