{"id":"https://openalex.org/W3151593078","doi":"https://doi.org/10.1109/date.2010.5456934","title":"VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems","display_name":"VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3151593078","doi":"https://doi.org/10.1109/date.2010.5456934","mag":"3151593078"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056963541","display_name":"Abelardo Jara-Berrocal","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abelardo Jara-Berrocal","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102928781","display_name":"Ross Gordon","orcid":"https://orcid.org/0000-0003-1034-8695"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056963541"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":2.849,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.91629093,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"837","last_page":"842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7908114194869995},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7687747478485107},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7464291453361511},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.6443946957588196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6418041586875916},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.6212429404258728},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.575553297996521},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5693106651306152},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47627776861190796},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4522949457168579},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4374101758003235},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4181886613368988},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18083983659744263},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07710421085357666}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7908114194869995},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7687747478485107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7464291453361511},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.6443946957588196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6418041586875916},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.6212429404258728},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.575553297996521},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5693106651306152},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47627776861190796},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4522949457168579},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4374101758003235},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4181886613368988},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18083983659744263},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07710421085357666},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2063534452","https://openalex.org/W2074551907","https://openalex.org/W2104610013","https://openalex.org/W2136629399","https://openalex.org/W2149052212","https://openalex.org/W2168052613","https://openalex.org/W4214545081"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Due":[0],"to":[1,77,121],"the":[2],"runtime":[3,26,39,78],"flexibility":[4],"offered":[5],"by":[6],"field":[7],"programmable":[8],"gate":[9],"arrays":[10],"(FPGAs),":[11],"FPGAs":[12,33],"are":[13,46],"popular":[14],"devices":[15],"for":[16],"stream":[17,22,42,81,108],"processing":[18,23,43,82,109],"systems,":[19],"since":[20],"many":[21],"applications":[24],"require":[25],"adaptability":[27,37],"(i.e.":[28],"throughput,":[29],"data":[30],"transformations,":[31],"etc.).":[32],"can":[34],"offer":[35],"this":[36,67],"through":[38],"assembly":[40,54,79],"of":[41,56,80],"systems":[44,83],"that":[45,103],"decomposed":[47],"into":[48],"hardware":[49,52,58,62,94,99,105],"modules.":[50,95],"Runtime":[51],"module":[53,59,63,100],"consists":[55],"dynamic":[57,89],"replacement":[60],"and":[61,118,124],"communication":[64,86],"reconfiguration.":[65],"In":[66],"paper,":[68],"we":[69,112],"architect":[70],"a":[71,98],"flexible":[72],"base":[73],"embedded":[74],"system":[75,117,123],"amenable":[76],"using":[84],"custom":[85],"architecture":[87],"with":[88],"streaming":[90],"channel":[91],"establishment":[92],"between":[93],"We":[96],"present":[97],"swapping":[101],"methodology":[102],"replaces":[104],"modules":[106],"without":[107],"interruption.":[110],"Finally,":[111],"formulate":[113],"two":[114],"design":[115],"flows,":[116],"application":[119,125],"construction,":[120],"provide":[122],"designer":[126],"assistance.":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
