{"id":"https://openalex.org/W3151798437","doi":"https://doi.org/10.1109/date.2010.5456932","title":"BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation","display_name":"BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3151798437","doi":"https://doi.org/10.1109/date.2010.5456932","mag":"3151798437"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108770487","display_name":"Maxime Nassar","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Maxime Nassar","raw_affiliation_strings":["D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I1294671590","https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081720773","display_name":"Shivam Bhasin","orcid":"https://orcid.org/0000-0002-6903-5127"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Shivam Bhasin","raw_affiliation_strings":["D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I1294671590","https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054213189","display_name":"Jean\u2010Luc Danger","orcid":"https://orcid.org/0000-0001-5063-7964"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Luc Danger","raw_affiliation_strings":["D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I1294671590","https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034441117","display_name":"Guillaume Duc","orcid":"https://orcid.org/0000-0002-4804-3742"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Guillaume Duc","raw_affiliation_strings":["D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I1294671590","https://openalex.org/I12356871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008439372","display_name":"Sylvain Guilley","orcid":"https://orcid.org/0000-0002-5044-3534"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4210165912","display_name":"Laboratoire Traitement et Communication de l\u2019Information","ror":"https://ror.org/057er4c39","country_code":"FR","type":"facility","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102","https://openalex.org/I4210165912"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Guilley","raw_affiliation_strings":["D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement COMELEC, Institut TELECOM,CNRS LTCI, TELECOM ParisTech, Paris, France","institution_ids":["https://openalex.org/I4210165912","https://openalex.org/I1294671590","https://openalex.org/I12356871"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108770487"],"corresponding_institution_ids":["https://openalex.org/I12356871","https://openalex.org/I1294671590","https://openalex.org/I4210165912"],"apc_list":null,"apc_paid":null,"fwci":3.1573,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.92595741,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"849","last_page":"854"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7799736261367798},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7097216248512268},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6890766024589539},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5672335028648376},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.5444733500480652},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5158909559249878},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4719528257846832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4716731011867523},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4459435045719147},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3429696559906006},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3195357918739319},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.23808813095092773},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20949402451515198},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.16020968556404114},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11705264449119568}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7799736261367798},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7097216248512268},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6890766024589539},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5672335028648376},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.5444733500480652},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5158909559249878},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4719528257846832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4716731011867523},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4459435045719147},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3429696559906006},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3195357918739319},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.23808813095092773},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20949402451515198},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.16020968556404114},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11705264449119568},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W20217350","https://openalex.org/W1506423869","https://openalex.org/W1522953023","https://openalex.org/W1569380263","https://openalex.org/W1595639514","https://openalex.org/W1790072549","https://openalex.org/W1934832130","https://openalex.org/W1989903442","https://openalex.org/W2001577466","https://openalex.org/W2069401031","https://openalex.org/W2098590781","https://openalex.org/W2099179520","https://openalex.org/W2100854379","https://openalex.org/W2140979409","https://openalex.org/W2144137738","https://openalex.org/W2154738435","https://openalex.org/W2155383060","https://openalex.org/W3150817275","https://openalex.org/W4231098049","https://openalex.org/W6600789188","https://openalex.org/W6630308244","https://openalex.org/W6631436544","https://openalex.org/W6634118901","https://openalex.org/W6638075847"],"related_works":["https://openalex.org/W2794898833","https://openalex.org/W182679101","https://openalex.org/W3006344745","https://openalex.org/W2103519941","https://openalex.org/W3180573957","https://openalex.org/W2162805750","https://openalex.org/W2366961778","https://openalex.org/W1572721274","https://openalex.org/W2043669269","https://openalex.org/W4388856880"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,106],"present":[4],"BCDL":[5,25,81,109,147,178],"(Balanced":[6],"Cell-based":[7],"Dual-rail":[8],"Logic),":[9,31],"a":[10,27,51,108,146,157],"new":[11],"counter-measure":[12],"against":[13,118,179],"Side":[14],"Channel":[15],"Attacks":[16],"(SCA)":[17],"on":[18,23,111,145],"cryptoprocessors":[19],"implementing":[20],"symmetrical":[21],"algorithms":[22],"FPGA.":[24],"is":[26,78,140],"DPL":[28],"(Dual-rail":[29],"Precharge":[30],"which":[32,155],"aims":[33],"at":[34],"overcoming":[35],"most":[36],"of":[37,41,60,124,177],"the":[38,97,122,132,143,163,167,174],"usual":[39],"vulnerabilities":[40],"such":[42],"counter-measures,":[43],"by":[44,120],"using":[45,121],"specific":[46],"synchronization":[47],"schemes,":[48],"while":[49],"maintaining":[50],"reasonable":[52],"complexity.":[53,104],"We":[54],"compare":[55,115],"our":[56],"architecture":[57],"in":[58],"terms":[59],"complexity,":[61],"performances":[62,88],"and":[63,114],"easiness":[64],"to":[65,85,130,136],"design":[66],"with":[67,101,134],"other":[68,91],"DPLs":[69,92],"(WDDL,":[70],"IWDDL,":[71],"MDPL,":[72],"iMDPL,":[73],"STTL,":[74],"DRSL,":[75],"SecLib).":[76],"It":[77,139],"shown":[79],"that":[80,142],"can":[82],"be":[83],"optimized":[84],"achieve":[86],"higher":[87],"than":[89,94,160],"any":[90],"(more":[93],"1/2":[95],"times":[96],"nominal":[98],"data":[99],"rate)":[100],"an":[102,112],"affordable":[103],"Finally,":[105],"implement":[107],"AES":[110],"FPGA":[113],"its":[116],"robustness":[117],"DPA":[119],"number":[123],"Measurements":[125],"To":[126],"Disclosure":[127],"(MTD)":[128],"required":[129],"find":[131],"key":[133],"regards":[135],"unprotected":[137,164],"AES.":[138],"observed":[141],"SCA":[144],"implementation":[148],"failed":[149],"for":[150],"150,000":[151],"power":[152],"consumption":[153],"traces":[154],"represents":[156],"gain":[158],"greater":[159],"20":[161],"w.r.t.":[162],"version.":[165],"Moreover":[166],"fault":[168],"attack":[169],"study":[170],"has":[171],"pointed":[172],"out":[173],"natural":[175],"resistance":[176],"simple":[180],"faults":[181],"attacks.":[182]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}