{"id":"https://openalex.org/W4251011269","doi":"https://doi.org/10.1109/date.2010.5456911","title":"Non-linear Operating Point Statistical Analysis for Local Variations in logic timing at low voltage","display_name":"Non-linear Operating Point Statistical Analysis for Local Variations in logic timing at low voltage","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4251011269","doi":"https://doi.org/10.1109/date.2010.5456911"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020570114","display_name":"Rahul Rithe","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rahul Rithe","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100783309","display_name":"Alice Wang","orcid":"https://orcid.org/0000-0001-5035-8201"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alice Wang","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111537423","display_name":"Satyendra Datla","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satyendra Datla","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091539902","display_name":"Gordon Gammie","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gordon Gammie","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052860898","display_name":"D.D. Buss","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Buss","raw_affiliation_strings":["Texas Instruments, Inc., Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084128470","display_name":"Anantha P. Chandrakasan","orcid":"https://orcid.org/0000-0002-5977-2748"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anantha Chandrakasan","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5020570114"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":2.0205,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.88206314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"965","last_page":"968"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6948899030685425},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.656426191329956},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6266847848892212},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6034262180328369},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5667736530303955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.543505072593689},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5365585684776306},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5294049978256226},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5113725066184998},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.49997377395629883},{"id":"https://openalex.org/keywords/probability-density-function","display_name":"Probability density function","score":0.4963551163673401},{"id":"https://openalex.org/keywords/standard-deviation","display_name":"Standard deviation","score":0.4905942976474762},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4883231818675995},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4438692629337311},{"id":"https://openalex.org/keywords/operating-point","display_name":"Operating point","score":0.41481178998947144},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3293192684650421},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3282719850540161},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.290383517742157},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2798258066177368},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.24553823471069336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17279446125030518},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16190728545188904},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1263541579246521},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09634801745414734}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6948899030685425},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.656426191329956},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6266847848892212},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6034262180328369},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5667736530303955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.543505072593689},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5365585684776306},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5294049978256226},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5113725066184998},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.49997377395629883},{"id":"https://openalex.org/C197055811","wikidata":"https://www.wikidata.org/wiki/Q207522","display_name":"Probability density function","level":2,"score":0.4963551163673401},{"id":"https://openalex.org/C22679943","wikidata":"https://www.wikidata.org/wiki/Q159375","display_name":"Standard deviation","level":2,"score":0.4905942976474762},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4883231818675995},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4438692629337311},{"id":"https://openalex.org/C22762622","wikidata":"https://www.wikidata.org/wiki/Q628904","display_name":"Operating point","level":2,"score":0.41481178998947144},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3293192684650421},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3282719850540161},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.290383517742157},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2798258066177368},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.24553823471069336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17279446125030518},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16190728545188904},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1263541579246521},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09634801745414734},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2014976988","https://openalex.org/W2106753198","https://openalex.org/W2114336500","https://openalex.org/W2115073796","https://openalex.org/W2152491218","https://openalex.org/W3146887258","https://openalex.org/W4229627167","https://openalex.org/W4254506919","https://openalex.org/W6682472696"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2145535176","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W1570180536","https://openalex.org/W2117925677","https://openalex.org/W3140640533","https://openalex.org/W3131741930","https://openalex.org/W2003625360","https://openalex.org/W2544718775"],"abstract_inverted_index":{"For":[0],"CMOS":[1],"feature":[2],"size":[3],"of":[4,29,48,62,80],"65":[5],"nm":[6,126],"and":[7,56,111,135],"below,":[8],"local":[9,89],"(or":[10],"intra-die":[11],"or":[12],"within-die)":[13],"variations":[14],"in":[15,21],"transistor":[16],"Vt":[17],"contribute":[18],"stochastic":[19],"variation":[20],"logic":[22,81],"delay":[23,50,65],"that":[24],"is":[25,66,93,105,138],"a":[26,72,124],"large":[27],"percentage":[28],"the":[30,45,57,63,78,114,132,136],"nominal":[31,54],"delay.":[32],"Moreover,":[33],"when":[34],"circuits":[35],"are":[36,129],"operated":[37],"at":[38],"low":[39],"voltage":[40],"(Vdd":[41],"\u00bf":[42],"0.5":[43],"V),":[44],"standard":[46,115],"deviation":[47],"gate":[49,64],"becomes":[51],"comparable":[52],"to":[53,140,146],"delay,":[55,85],"Probability":[58],"Density":[59],"Function":[60],"(PDF)":[61],"highly":[67],"non-Gaussian.":[68],"This":[69,91],"paper":[70],"presents":[71],"computationally":[73],"efficient":[74],"algorithm":[75],"for":[76,99],"computing":[77],"PDF":[79],"Timing":[82,121],"Path":[83],"(TP)":[84],"which":[86],"results":[87],"from":[88,123],"variations.":[90],"approach":[92,104],"called":[94],"Non-linear":[95],"Operating":[96],"Point":[97],"Analysis":[98],"Local":[100],"Variations":[101],"(NLOPALV).":[102],"The":[103],"implemented":[106],"using":[107,118,131],"commercial":[108,127],"STA":[109],"tools":[110],"integrated":[112],"into":[113],"CAD":[116],"flow":[117],"custom":[119],"scripts.":[120],"paths":[122],"28":[125],"DSP":[128],"analyzed":[130],"proposed":[133],"technique":[134],"performance":[137],"observed":[139],"be":[141],"within":[142],"5%":[143],"accuracy":[144],"compared":[145],"SPICE":[147],"based":[148],"Monte-Carlo":[149],"analysis.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}