{"id":"https://openalex.org/W4250823854","doi":"https://doi.org/10.1109/date.2010.5456909","title":"FPGA-based adaptive computing for correlated multi-stream processing","display_name":"FPGA-based adaptive computing for correlated multi-stream processing","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4250823854","doi":"https://doi.org/10.1109/date.2010.5456909"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100347785","display_name":"Ming Liu","orcid":"https://orcid.org/0000-0002-4500-238X"},"institutions":[{"id":"https://openalex.org/I200763008","display_name":"Justus-Liebig-Universit\u00e4t Gie\u00dfen","ror":"https://ror.org/033eqas34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200763008"]},{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["DE","SE"],"is_corresponding":false,"raw_author_name":"Ming Liu","raw_affiliation_strings":["Department of Electronic Systems, Royal Institute of Technology, Sweden","II. Physics Institute, Justus Liebig University Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Royal Institute of Technology, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"II. Physics Institute, Justus Liebig University Giessen, Germany","institution_ids":["https://openalex.org/I200763008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072973899","display_name":"Zhonghai Lu","orcid":"https://orcid.org/0000-0003-0061-3475"},"institutions":[{"id":"https://openalex.org/I200763008","display_name":"Justus-Liebig-Universit\u00e4t Gie\u00dfen","ror":"https://ror.org/033eqas34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200763008"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zhonghai Lu","raw_affiliation_strings":["II. Physics Institute, Justus Liebig University Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"II. Physics Institute, Justus Liebig University Giessen, Germany","institution_ids":["https://openalex.org/I200763008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111851732","display_name":"W. Kuehn","orcid":null},"institutions":[{"id":"https://openalex.org/I200763008","display_name":"Justus-Liebig-Universit\u00e4t Gie\u00dfen","ror":"https://ror.org/033eqas34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200763008"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Kuehn","raw_affiliation_strings":["II. Physics Institute, Justus Liebig University Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"II. Physics Institute, Justus Liebig University Giessen, Germany","institution_ids":["https://openalex.org/I200763008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I200763008","display_name":"Justus-Liebig-Universit\u00e4t Gie\u00dfen","ror":"https://ror.org/033eqas34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200763008"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["II. Physics Institute, Justus Liebig University Giessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"II. Physics Institute, Justus Liebig University Giessen, Germany","institution_ids":["https://openalex.org/I200763008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1186,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81923032,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"973","last_page":"976"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.856974720954895},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6923688054084778},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6498010754585266},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.6330937743186951},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6292805671691895},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6207302808761597},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.604050874710083},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.581108570098877},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5520197153091431},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.510468602180481},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4768032729625702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4417651891708374},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39384666085243225},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.37612664699554443},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3432177007198334},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16419541835784912},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14475736021995544},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08363014459609985}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.856974720954895},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6923688054084778},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6498010754585266},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.6330937743186951},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6292805671691895},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6207302808761597},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.604050874710083},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.581108570098877},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5520197153091431},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.510468602180481},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4768032729625702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4417651891708374},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39384666085243225},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.37612664699554443},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3432177007198334},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16419541835784912},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14475736021995544},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08363014459609985},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2000036939","https://openalex.org/W2011553778","https://openalex.org/W2089089402","https://openalex.org/W2091158003","https://openalex.org/W2099916047","https://openalex.org/W2110433044","https://openalex.org/W2116596719","https://openalex.org/W2120431055","https://openalex.org/W2128362607","https://openalex.org/W2149935414","https://openalex.org/W4233940363","https://openalex.org/W4234894990","https://openalex.org/W4239002962","https://openalex.org/W6677433541"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"In":[0],"conventional":[1],"static":[2],"implementations":[3],"for":[4,25],"correlated":[5,78],"streaming":[6],"applications,":[7],"computing":[8],"resources":[9],"may":[10,18],"be":[11],"in-efficiently":[12],"utilized":[13],"since":[14],"multiple":[15],"stream":[16],"processors":[17],"supply":[19],"their":[20],"sub-results":[21],"at":[22],"asynchronous":[23],"rates":[24],"result":[26],"correlation":[27],"or":[28],"synchronization.":[29],"To":[30],"enhance":[31],"the":[32,89,94],"resource":[33],"utilization":[34],"efficiency,":[35],"we":[36],"analyze":[37],"multi-streaming":[38],"models":[39],"and":[40,58],"implement":[41],"an":[42],"adaptive":[43,53],"architecture":[44],"based":[45],"on":[46,74],"FPGA":[47],"Partial":[48],"Reconfiguration":[49],"(PR)":[50],"technology.":[51],"The":[52],"system":[54],"can":[55],"intelligently":[56],"schedule":[57],"manage":[59],"various":[60],"processing":[61,76,91],"modules":[62],"during":[63],"run-time.":[64],"Experimental":[65],"results":[66],"demonstrate":[67],"up":[68],"to":[69],"78.2%":[70],"improvement":[71],"in":[72,88,93],"throughput-per-unit-area":[73],"unbalanced":[75],"of":[77],"streams,":[79],"as":[80,82],"well":[81],"only":[83],"0.3%":[84],"context":[85],"switching":[86],"overhead":[87],"overall":[90],"time":[92],"worst-case.":[95]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}