{"id":"https://openalex.org/W3148322066","doi":"https://doi.org/10.1109/date.2010.5456908","title":"Dynamically reconfigurable register file for a softcore VLIW processor","display_name":"Dynamically reconfigurable register file for a softcore VLIW processor","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3148322066","doi":"https://doi.org/10.1109/date.2010.5456908","mag":"3148322066"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036463224","display_name":"Stephan Wong","orcid":"https://orcid.org/0000-0003-3521-2612"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Stephan Wong","raw_affiliation_strings":["Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011053062","display_name":"Fakhar Anjam","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Fakhar Anjam","raw_affiliation_strings":["Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035138715","display_name":"Faisal Nadeem","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Faisal Nadeem","raw_affiliation_strings":["Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036463224"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":3.5054,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93449054,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"969","last_page":"972"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9381147623062134},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9348475933074951},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8856269121170044},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.768463134765625},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.610785186290741},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5436879396438599},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5294950604438782},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45997050404548645},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45760536193847656},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3859720826148987},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36592811346054077}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9381147623062134},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9348475933074951},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8856269121170044},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.768463134765625},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.610785186290741},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5436879396438599},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5294950604438782},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45997050404548645},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45760536193847656},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3859720826148987},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36592811346054077},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1482836228","https://openalex.org/W1506585561","https://openalex.org/W1898117145","https://openalex.org/W2024080903","https://openalex.org/W2103582766","https://openalex.org/W2122767199","https://openalex.org/W2131075576","https://openalex.org/W2171066426","https://openalex.org/W2171910722","https://openalex.org/W2173674295","https://openalex.org/W3147835733"],"related_works":["https://openalex.org/W4236818014","https://openalex.org/W2123715095","https://openalex.org/W3148322066","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W2009783759","https://openalex.org/W1942542608","https://openalex.org/W2058759118","https://openalex.org/W2039534605"],"abstract_inverted_index":{"This":[0,68],"paper":[1],"presents":[2],"dynamic":[3,95],"reconfiguration":[4,97],"of":[5,9,42,76,80,101,150,158],"a":[6,10,59,63,73,140,148],"register":[7,60,69,103,129],"file":[8,61,70,104,130],"Very":[11],"Long":[12],"Instruction":[13,37],"Word":[14],"(VLIW)":[15],"processor":[16,29,85,92],"implemented":[17,87],"on":[18,32,88,121,139],"an":[19,23,89],"FPGA.":[20,90],"We":[21],"developed":[22],"open-source":[24],"reconfigurable":[25,44],"and":[26,115,153],"parameterizable":[27],"VLIW":[28,34,66,84],"core":[30],"based":[31],"the":[33,83,99,122,127,163,175],"Example":[35],"(VEX)":[36],"Set":[38],"Architecture":[39],"(ISA),":[40],"capable":[41],"supporting":[43],"operations":[45],"as":[46],"well.":[47],"The":[48],"VEX":[49],"architecture":[50],"supports":[51,94],"up":[52],"to":[53,161],"64":[54,167],"multiported":[55],"shared":[56],"registers":[57,155,160,168],"in":[58,78,156],"for":[62,72,106,117,145],"single":[64],"cluster":[65],"processor.":[67],"accounts":[71],"considerable":[74],"amount":[75],"area":[77,111,176],"terms":[79],"slices":[81,138],"when":[82,125,166],"is":[86,132,169],"Our":[91,134],"design":[93,135],"partial":[96],"allowing":[98],"creation":[100],"dedicated":[102],"sizes":[105],"different":[107],"applications.":[108],"Therefore,":[109],"valuable":[110],"can":[112,178],"be":[113,179],"freed":[114],"utilized":[116],"other":[118],"implementations":[119],"running":[120],"same":[123],"FPGA":[124],"not":[126,170],"full":[128],"size":[131],"needed.":[133],"requires":[136],"924":[137],"Xilinx":[141],"Virtex-II":[142],"Pro":[143],"device":[144],"dynamically":[146],"placing":[147],"chunk":[149],"8":[151,159],"registers,":[152],"places":[154],"multiples":[157],"simplify":[162],"design.":[164],"Consequently,":[165],"needed":[171],"at":[172],"all":[173],"times,":[174],"utilization":[177],"reduced":[180],"during":[181],"run-time.":[182]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}