{"id":"https://openalex.org/W4256075606","doi":"https://doi.org/10.1109/date.2010.5456903","title":"MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture","display_name":"MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4256075606","doi":"https://doi.org/10.1109/date.2010.5456903"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069938657","display_name":"Tamar Kranenburg","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Tamar Kranenburg","raw_affiliation_strings":["EEMCS, Circuits and Systems group, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"EEMCS, Circuits and Systems group, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041082811","display_name":"Ren\u00e9 van Leuken","orcid":"https://orcid.org/0000-0003-0638-7595"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Rene van Leuken","raw_affiliation_strings":["EEMCS, Circuits and Systems group, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"EEMCS, Circuits and Systems group, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069938657"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":3.33831208,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.92648807,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"997","last_page":"1000"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.9520715475082397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7149354219436646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6859691739082336},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.648453950881958},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5614299178123474},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5203673243522644},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5069839954376221},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4953090250492096},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48821166157722473},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4702652394771576},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4456167221069336},{"id":"https://openalex.org/keywords/adapter","display_name":"Adapter (computing)","score":0.42516955733299255},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41094374656677246},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36601439118385315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1879250407218933},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14576831459999084}],"concepts":[{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.9520715475082397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7149354219436646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6859691739082336},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.648453950881958},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5614299178123474},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5203673243522644},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5069839954376221},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4953090250492096},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48821166157722473},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4702652394771576},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4456167221069336},{"id":"https://openalex.org/C177284502","wikidata":"https://www.wikidata.org/wiki/Q1005390","display_name":"Adapter (computing)","level":2,"score":0.42516955733299255},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41094374656677246},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36601439118385315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1879250407218933},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14576831459999084},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W318314540","https://openalex.org/W2120538858","https://openalex.org/W2143904576","https://openalex.org/W3147071116","https://openalex.org/W6611037784"],"related_works":["https://openalex.org/W2371772824","https://openalex.org/W2350519679","https://openalex.org/W2169881414","https://openalex.org/W2042843335","https://openalex.org/W2108598117","https://openalex.org/W634388121","https://openalex.org/W2181598986","https://openalex.org/W2351147578","https://openalex.org/W119521705","https://openalex.org/W2976906885"],"abstract_inverted_index":{"Due":[0],"to":[1,46,89,105],"the":[2,18,36,48],"ever":[3],"increasing":[4],"number":[5],"of":[6,35],"microprocessors":[7,24],"which":[8,149],"can":[9,81],"be":[10,82,151],"integrated":[11],"in":[12,43,50,142,147,153],"very":[13,64,75],"large":[14],"systems":[15],"on":[16,132],"chip":[17],"need":[19],"for":[20,117],"robust,":[21],"easily":[22,83,91],"modifiable":[23],"has":[25],"emerged.":[26],"Within":[27],"this":[28],"paper":[29],"a":[30,97,113,133,143],"light-weight":[31],"cycle":[32],"compatible":[33],"implementation":[34],"MicroBlaze":[37],"architecture":[38,137,145],"called":[39],"MB-LITE":[40,62,140],"is":[41,146],"presented":[42],"an":[44,90,136],"attempt":[45],"fill":[47],"gap":[49],"quality":[51],"between":[52],"commercial":[53],"and":[54,96,109,121,130],"open":[55,70],"source":[56,71],"processors.":[57],"Experimental":[58],"results":[59],"showed":[60],"that":[61],"obtains":[63],"high":[65],"performance":[66],"compared":[67],"with":[68,85,138],"other":[69],"processors":[72],"while":[73],"using":[74,112],"few":[76],"hardware":[77],"resources.":[78],"The":[79],"microprocessor":[80],"extended":[84],"existing":[86],"IP":[87],"thanks":[88],"configurable":[92],"data":[93],"memory":[94],"bus":[95,99],"wishbone":[98],"adapter.":[100],"All":[101,124],"components":[102,125],"are":[103,110],"modular":[104],"optimize":[106],"design":[107,115],"reuse":[108],"developed":[111],"two-process":[114],"methodology":[116],"improved":[118],"performance,":[119],"simulation":[120],"synthesis":[122],"speeds.":[123],"have":[126],"been":[127],"thoroughly":[128],"tested":[129],"verified":[131],"FPGA.":[134],"Currently":[135],"four":[139],"cores":[141],"NoC":[144],"development":[148],"will":[150],"implemented":[152],"90":[154],"nm":[155],"process":[156],"technology.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}