{"id":"https://openalex.org/W4205872393","doi":"https://doi.org/10.1109/date.2009.5090895","title":"Register placement for high-performance circuits","display_name":"Register placement for high-performance circuits","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4205872393","doi":"https://doi.org/10.1109/date.2009.5090895"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074268857","display_name":"Mei-Fang Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mei-Fang Chiang","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075969194","display_name":"Takuya Okamoto","orcid":"https://orcid.org/0000-0002-8764-3951"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Okamoto","raw_affiliation_strings":["NEC Corporation Limited, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101886411","display_name":"Takeshi Yoshimura","orcid":"https://orcid.org/0000-0002-7147-4225"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yoshimura","raw_affiliation_strings":["Graduate School of IPS, Waseda University, Kitakyushu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of IPS, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4854,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67383551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1470","last_page":"1475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.859127938747406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7199292778968811},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5700480341911316},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5546464323997498},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.508669912815094},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4880024492740631},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.48712682723999023},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4853571951389313},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4633252024650574},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.44670188426971436},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4421424865722656},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4274525046348572},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42159855365753174},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3864920735359192},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29344066977500916},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.24121540784835815},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1380428671836853},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12357670068740845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0883985161781311},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07699298858642578}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.859127938747406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7199292778968811},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5700480341911316},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5546464323997498},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.508669912815094},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4880024492740631},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.48712682723999023},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4853571951389313},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4633252024650574},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.44670188426971436},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4421424865722656},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4274525046348572},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42159855365753174},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3864920735359192},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29344066977500916},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.24121540784835815},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1380428671836853},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12357670068740845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0883985161781311},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07699298858642578},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2043567162","https://openalex.org/W2061083860","https://openalex.org/W2067555839","https://openalex.org/W2113775750","https://openalex.org/W2115468286","https://openalex.org/W2131239505","https://openalex.org/W2147848559","https://openalex.org/W2150499679","https://openalex.org/W2151576864","https://openalex.org/W2163899785","https://openalex.org/W2167857132","https://openalex.org/W2169468042","https://openalex.org/W2172010755","https://openalex.org/W2401610261","https://openalex.org/W4237824928"],"related_works":["https://openalex.org/W2174922170","https://openalex.org/W2088914741","https://openalex.org/W3006003651","https://openalex.org/W2133326759","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W4249038728","https://openalex.org/W1564063853","https://openalex.org/W2559451387","https://openalex.org/W4230501858"],"abstract_inverted_index":{"In":[0,41],"modern":[1],"sub-micron":[2],"design,":[3],"achieving":[4],"low-skew":[5],"clock":[6,16,19,25,57,66],"distributions":[7],"is":[8,51],"facing":[9],"challenges":[10],"for":[11,23,59],"high-performance":[12],"circuits.":[13],"Symmetric":[14],"global":[15],"distribution":[17],"and":[18,84,104,121,128],"tree":[20],"synthesis":[21],"(CTS)":[22],"local":[24,56,65],"optimization":[26,58],"are":[27,34,107],"used":[28],"so":[29],"far,":[30],"but":[31],"new":[32],"methodologies":[33],"necessary":[35],"as":[36,71],"the":[37,46,96,126],"technology":[38],"node":[39],"advances.":[40],"this":[42],"paper,":[43],"we":[44],"study":[45],"register":[47,102,130],"placement":[48],"problem":[49,78],"which":[50],"a":[52,72,80,86],"key":[53],"component":[54],"of":[55],"highperformance":[60],"circuit":[61],"design":[62],"along":[63],"with":[64],"distribution.":[67],"We":[68],"formulate":[69],"it":[70],"minimum":[73],"weighted":[74,81],"maximum":[75],"independent":[76],"set":[77],"on":[79,101,125],"conflict":[82],"graph":[83,97],"propose":[85],"novel":[87],"efficient":[88],"two-stage":[89],"heuristic":[90,114],"to":[91],"solve":[92],"it.":[93],"To":[94],"reduce":[95],"size,":[98],"techniques":[99],"based":[100],"flipping":[103],"Manhattan":[105],"circle":[106],"also":[108],"presented.":[109],"Experiments":[110],"show":[111],"that":[112],"our":[113],"can":[115],"place":[116],"all":[117],"registers":[118],"without":[119],"overlaps":[120],"achieve":[122],"significant":[123],"improvement":[124],"total":[127],"maximal":[129],"movement.":[131]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}