{"id":"https://openalex.org/W3146881645","doi":"https://doi.org/10.1109/date.2009.5090884","title":"Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels","display_name":"Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3146881645","doi":"https://doi.org/10.1109/date.2009.5090884","mag":"3146881645"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064736417","display_name":"Giacomo Paci","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Paci","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bertozzi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4563,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82922656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"37","issue":null,"first_page":"1404","last_page":"1409"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.7631057500839233},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.7009879350662231},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5937426686286926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5886693000793457},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5294587016105652},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4326082766056061},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42889177799224854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29081326723098755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25768864154815674},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18400666117668152}],"concepts":[{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.7631057500839233},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.7009879350662231},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5937426686286926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5886693000793457},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5294587016105652},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4326082766056061},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42889177799224854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29081326723098755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25768864154815674},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18400666117668152},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2009.5090884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:sfera.unife.it:11392/1401025","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1401025","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1564892798","https://openalex.org/W2008482981","https://openalex.org/W2090694109","https://openalex.org/W2105597240","https://openalex.org/W2105817446","https://openalex.org/W2107766185","https://openalex.org/W2107945666","https://openalex.org/W2109727757","https://openalex.org/W2119836271","https://openalex.org/W2124910967","https://openalex.org/W2126654611","https://openalex.org/W2131450843","https://openalex.org/W2132490758","https://openalex.org/W2140757523","https://openalex.org/W2144606375","https://openalex.org/W2145336644","https://openalex.org/W2155062435","https://openalex.org/W2168674623","https://openalex.org/W2171224863","https://openalex.org/W3140902763","https://openalex.org/W4242051160","https://openalex.org/W4242819225","https://openalex.org/W6652292016","https://openalex.org/W6676061637","https://openalex.org/W6681979597","https://openalex.org/W6684841781","https://openalex.org/W7014699470"],"related_works":["https://openalex.org/W2360051520","https://openalex.org/W2798244654","https://openalex.org/W3168108534","https://openalex.org/W34871393","https://openalex.org/W4206135463","https://openalex.org/W1486689224","https://openalex.org/W2094697992","https://openalex.org/W4229574949","https://openalex.org/W2368813785","https://openalex.org/W2998806118"],"abstract_inverted_index":{"Adaptive":[0],"body":[1],"bias":[2],"(ABB)":[3],"and":[4,61,73,85,90,129],"adaptive":[5],"supply":[6],"voltage":[7],"(ASV)":[8],"have":[9,28],"been":[10,29],"showed":[11],"to":[12,22,55,66],"be":[13],"effective":[14,89],"methods":[15],"for":[16,94,134,140],"post-silicon":[17,142],"tuning":[18],"of":[19,41,70,78,82,88,109,122,145],"circuit":[20,37],"properties":[21,27],"reduce":[23,74],"variability.":[24],"While":[25],"their":[26],"compared":[30],"on":[31],"generic":[32],"combinational":[33],"circuits":[34],"or":[35],"microprocessor":[36],"sub-blocks,":[38],"the":[39,68,79,86,105,141],"advent":[40],"multi-core":[42],"systems":[43],"is":[44,96],"bringing":[45],"a":[46,98,125,130],"new":[47],"application":[48],"domain":[49],"forefront.":[50],"Global":[51],"interconnects":[52],"are":[53],"evolving":[54],"complex":[56],"communication":[57,147],"channels":[58],"with":[59],"drivers":[60],"receivers,":[62],"in":[63,117],"an":[64],"attempt":[65],"mitigate":[67],"effects":[69],"reverse":[71],"scaling":[72],"power.":[75],"The":[76],"characterization":[77],"performance":[80],"spread":[81],"these":[83,146],"links":[84],"exploration":[87],"power-aware":[91],"compensation":[92,107,144],"techniques":[93],"them":[95],"becoming":[97],"key":[99],"design":[100],"issue.":[101],"This":[102],"work":[103,116],"compares":[104],"variability":[106,143],"efficiency":[108],"ABB":[110],"vs":[111],"ASV":[112],"when":[113],"put":[114],"at":[115],"two":[118],"representative":[119],"link":[120],"architectures":[121],"today's":[123],"ICs:":[124],"traditional":[126],"full-swing":[127],"interconnect":[128],"low-swing":[131],"signaling":[132],"scheme":[133],"low-power":[135],"communication.":[136],"We":[137],"provide":[138],"guidelines":[139],"channels.":[148]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}