{"id":"https://openalex.org/W4244746417","doi":"https://doi.org/10.1109/date.2009.5090862","title":"Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability","display_name":"Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4244746417","doi":"https://doi.org/10.1109/date.2009.5090862"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000845985","display_name":"Yexin Zheng","orcid":"https://orcid.org/0000-0003-1960-3576"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yexin Zheng","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101464822","display_name":"Chao Huang","orcid":"https://orcid.org/0009-0002-4959-4025"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chao Huang","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000845985"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":2.6917,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.90721892,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1279","last_page":"1283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.7531841397285461},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.7279219627380371},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6187633275985718},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5967769622802734},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.577017068862915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.575991690158844},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.554193377494812},{"id":"https://openalex.org/keywords/nanowire","display_name":"Nanowire","score":0.5285978317260742},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.4995265007019043},{"id":"https://openalex.org/keywords/nanoscopic-scale","display_name":"Nanoscopic scale","score":0.4884265959262848},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4555056095123291},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.44682493805885315},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43042463064193726},{"id":"https://openalex.org/keywords/silicon-nanowires","display_name":"Silicon nanowires","score":0.410063773393631},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3646281957626343},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.31980788707733154},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.28242307901382446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20305314660072327}],"concepts":[{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.7531841397285461},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.7279219627380371},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6187633275985718},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5967769622802734},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.577017068862915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.575991690158844},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.554193377494812},{"id":"https://openalex.org/C74214498","wikidata":"https://www.wikidata.org/wiki/Q631739","display_name":"Nanowire","level":2,"score":0.5285978317260742},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.4995265007019043},{"id":"https://openalex.org/C45206210","wikidata":"https://www.wikidata.org/wiki/Q2415817","display_name":"Nanoscopic scale","level":2,"score":0.4884265959262848},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4555056095123291},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.44682493805885315},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43042463064193726},{"id":"https://openalex.org/C2986665194","wikidata":"https://www.wikidata.org/wiki/Q28324872","display_name":"Silicon nanowires","level":3,"score":0.410063773393631},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3646281957626343},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.31980788707733154},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.28242307901382446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20305314660072327},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1966450067","https://openalex.org/W2022829874","https://openalex.org/W2030496130","https://openalex.org/W2030636464","https://openalex.org/W2040057539","https://openalex.org/W2044560939","https://openalex.org/W2058878560","https://openalex.org/W2092883699","https://openalex.org/W2100903675","https://openalex.org/W2128181612","https://openalex.org/W2145179653","https://openalex.org/W2154130651","https://openalex.org/W2483286657","https://openalex.org/W4229813013","https://openalex.org/W4232100597","https://openalex.org/W4233477625","https://openalex.org/W4236423066","https://openalex.org/W4241233758","https://openalex.org/W4247585869"],"related_works":["https://openalex.org/W1904803855","https://openalex.org/W3013792460","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W2990957507","https://openalex.org/W2374125170","https://openalex.org/W2360552902","https://openalex.org/W2584013459","https://openalex.org/W1839326631","https://openalex.org/W1983660943"],"abstract_inverted_index":{"Programmable":[0],"logic":[1,58,91],"arrays":[2],"(PLAs)":[3],"using":[4],"self-assembly":[5],"nanowire":[6],"crossbars":[7],"have":[8,116],"shown":[9,117],"promising":[10],"potential":[11],"for":[12,104,154],"future":[13],"nano-scale":[14],"circuit":[15],"design.":[16],"However,":[17],"due":[18],"to":[19],"the":[20,30,40,67,82,139],"density":[21],"and":[22,27,44,78,157],"size":[23],"factors":[24],"of":[25,39,131,141,159],"nanowires":[26],"molecular":[28],"switches,":[29],"fabrication":[31],"fault":[32],"densities":[33],"are":[34],"much":[35],"higher":[36,95],"than":[37],"those":[38],"conventional":[41],"silicon":[42],"technology,":[43],"hence":[45],"pose":[46],"greater":[47],"design":[48],"challenges.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"propose":[54],"a":[55,127],"novel":[56],"defect-aware":[57],"mapping":[59,92,124],"framework":[60],"via":[61],"Boolean":[62],"satisfiability":[63],"(SAT).":[64],"Compared":[65],"with":[66,94],"prior":[68],"works,":[69],"our":[70],"technique":[71],"considers":[72],"PLA":[73,145],"defects":[74,143],"on":[75,144],"both":[76],"input":[77],"output":[79],"planes":[80],"at":[81,126],"same":[83],"time.":[84],"This":[85],"synergistic":[86],"approach":[87],"can":[88,120],"help":[89],"solve":[90,122],"problems":[93,125],"defect":[96,129],"rates.":[97],"The":[98,113],"proposed":[99],"method":[100],"is":[101],"universally":[102],"suitable":[103],"various":[105],"nanoscale":[106],"PLAs,":[107],"including":[108],"AND/OR,":[109],"NOR/NOR":[110],"structures,":[111],"etc.":[112],"experimental":[114],"results":[115],"that":[118],"it":[119],"efficiently":[121],"large":[123],"total":[128],"rate":[130],"20%":[132],"or":[133],"even":[134],"higher.":[135],"We":[136],"further":[137],"investigate":[138],"impact":[140],"different":[142],"mapping,":[146],"which":[147],"helps":[148],"set":[149],"up":[150],"an":[151],"initial":[152],"contribution":[153],"yield":[155],"estimation":[156],"utilization":[158],"partially-defective":[160],"PLAs.":[161]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}