{"id":"https://openalex.org/W3149075706","doi":"https://doi.org/10.1109/date.2009.5090834","title":"A scalable method for the generation of small test sets","display_name":"A scalable method for the generation of small test sets","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3149075706","doi":"https://doi.org/10.1109/date.2009.5090834","mag":"3149075706"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031627751","display_name":"Santiago Remersaro","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Remersaro","raw_affiliation_strings":["Mentor Graphics Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006764444","display_name":"J. Rajski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Reddy","raw_affiliation_strings":["University of Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Iowa, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Pomeranz","raw_affiliation_strings":["Purdue University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1136","last_page":"1141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.982699990272522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9269521236419678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6978923082351685},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6528462171554565},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5727794766426086},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5689206123352051},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5364053845405579},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.44144561886787415},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4135814607143402},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15617814660072327}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9269521236419678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6978923082351685},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6528462171554565},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5727794766426086},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5689206123352051},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5364053845405579},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.44144561886787415},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4135814607143402},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15617814660072327},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1600468096","https://openalex.org/W1838626497","https://openalex.org/W2034030717","https://openalex.org/W2096554094","https://openalex.org/W2110634061","https://openalex.org/W2119241964","https://openalex.org/W2124629253","https://openalex.org/W2147897801","https://openalex.org/W2151526282","https://openalex.org/W2230837107","https://openalex.org/W2427394675","https://openalex.org/W4238901649","https://openalex.org/W4243061192","https://openalex.org/W6674474535","https://openalex.org/W6676498741","https://openalex.org/W6689553567"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W2021253405","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1991935474","https://openalex.org/W2786111245"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"scalable":[4],"method":[5,23],"to":[6,9,41,55,79],"generate":[7],"close":[8,54],"minimal":[10,56],"size":[11],"test":[12,57,70],"pattern":[13,58,71],"sets":[14,25,59,72],"for":[15,60],"stuck-at":[16],"faults":[17,29],"in":[18,76,83],"scan":[19],"based":[20,30],"circuits.":[21,62],"The":[22,50],"creates":[24],"of":[26],"potentially":[27],"compatible":[28],"on":[31],"necessary":[32],"assignments.":[33],"It":[34],"guides":[35],"the":[36],"justification":[37],"and":[38],"propagation":[39],"decisions":[40],"create":[42],"patterns":[43],"that":[44],"will":[45],"accommodate":[46],"most":[47],"targeted":[48],"faults.":[49],"technique":[51],"presented":[52],"achieves":[53,67],"ISCAS":[61],"For":[63],"industrial":[64],"circuits":[65],"it":[66],"much":[68],"smaller":[69],"than":[73],"other":[74],"methods":[75],"designs":[77],"sensitive":[78],"decision":[80],"order":[81],"used":[82],"ATPG.":[84]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}