{"id":"https://openalex.org/W4243213665","doi":"https://doi.org/10.1109/date.2009.5090830","title":"HLS-l: High-level synthesis of high performance latch-based circuits","display_name":"HLS-l: High-level synthesis of high performance latch-based circuits","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4243213665","doi":"https://doi.org/10.1109/date.2009.5090830"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021863397","display_name":"Insup Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Insup Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2681,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64591219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1112","last_page":"1117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8514261245727539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6928313970565796},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5919114351272583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4817195534706116},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3992234468460083},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3469204008579254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1395980417728424}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8514261245727539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6928313970565796},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5919114351272583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4817195534706116},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3992234468460083},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3469204008579254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1395980417728424},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2027077493","https://openalex.org/W2089192331","https://openalex.org/W2097774291","https://openalex.org/W2102504603","https://openalex.org/W2114266730","https://openalex.org/W2117378467","https://openalex.org/W2129183345","https://openalex.org/W2131065168","https://openalex.org/W2137686989","https://openalex.org/W2149778532","https://openalex.org/W2150541449","https://openalex.org/W2167036627","https://openalex.org/W3089937351","https://openalex.org/W4236892114","https://openalex.org/W6675391977"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2612099726","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2160632767","https://openalex.org/W1608572506","https://openalex.org/W2135482679"],"abstract_inverted_index":{"An":[0],"inherent":[1],"performance":[2,51],"gap":[3],"between":[4,55],"custom":[5],"designs":[6,20,156,180],"and":[7,57,89,131,137],"ASICs":[8],"is":[9,44,59,77,95,100],"one":[10,45],"of":[11,46,74,105,127],"the":[12,47,53,72,125,134,179],"reasons":[13],"why":[14],"many":[15],"designers":[16],"still":[17],"start":[18],"their":[19],"from":[21,29],"register":[22,121],"transfer":[23],"level":[24],"(RTL)":[25],"description":[26],"rather":[27],"than":[28],"behavioral":[30],"description,":[31],"which":[32,114],"can":[33],"be":[34],"synthesized":[35],"to":[36,110,146,178],"RTL":[37],"via":[38],"high-level":[39],"synthesis":[40,139],"(HLS).":[41],"Sequencing":[42],"overhead":[43],"factors":[48],"for":[49],"this":[50],"gap;":[52],"choice":[54],"latch":[56,128],"flip-flop":[58],"not":[60],"typically":[61],"taken":[62],"into":[63],"account":[64],"during":[65,86],"HLS,":[66],"even":[67],"though":[68],"it":[69],"affects":[70],"all":[71],"steps":[73],"HLS.":[75,184],"HLS-l":[76,165],"a":[78,96,103],"new":[79,97],"design":[80],"framework":[81],"that":[82,99,123,140],"employs":[83],"high-performance":[84],"latches":[85],"scheduling,":[87],"allocation,":[88],"controller":[90,138],"synthesis.":[91],"Its":[92],"main":[93],"feature":[94],"scheduler":[98],"based":[101,150],"on":[102,154,170],"concept":[104],"phase":[106,148],"step":[107,149],"(as":[108],"opposed":[109],"conventional":[111,183],"control":[112],"step),":[113],"allows":[115],"us":[116],"scheduling":[117],"in":[118,158],"finer":[119],"granularity,":[120],"allocation":[122],"resolves":[124],"conflict":[126],"being":[129],"read":[130],"written":[132],"at":[133],"same":[135],"time,":[136],"exploits":[141],"dual-edge":[142],"triggered":[143],"storage":[144],"elements":[145],"support":[147],"scheduling.":[151],"In":[152],"experiments":[153],"benchmark":[155],"implemented":[157],"1.2":[159],"V,":[160],"65":[161],"-nm":[162],"CMOS":[163],"technology,":[164],"reduced":[166],"latency":[167],"by":[168,182],"16.6%":[169],"average,":[171],"with":[172],"9.5%":[173],"less":[174],"circuit":[175],"area,":[176],"compared":[177],"produced":[181]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}