{"id":"https://openalex.org/W3150990044","doi":"https://doi.org/10.1109/date.2009.5090813","title":"A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors","display_name":"A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3150990044","doi":"https://doi.org/10.1109/date.2009.5090813","mag":"3150990044"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068756243","display_name":"Aryabartta Sahu","orcid":"https://orcid.org/0000-0002-5453-5022"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Sahu","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108513360","display_name":"M. Balakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P.R. Panda","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5362,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71574565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"29","issue":null,"first_page":"1018","last_page":"1023"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8695401549339294},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.761461079120636},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5898690819740295},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5394412279129028},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5362201929092407},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4901526868343353},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44319960474967957},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4374878704547882},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3533610701560974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32474106550216675},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20620325207710266}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8695401549339294},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.761461079120636},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5898690819740295},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5394412279129028},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5362201929092407},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4901526868343353},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44319960474967957},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4374878704547882},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3533610701560974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32474106550216675},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20620325207710266}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1525023457","https://openalex.org/W2038198320","https://openalex.org/W2053792124","https://openalex.org/W2056026474","https://openalex.org/W2072725684","https://openalex.org/W2104225326","https://openalex.org/W2118590700","https://openalex.org/W2127959721","https://openalex.org/W2128616604","https://openalex.org/W2141520092","https://openalex.org/W2160484932","https://openalex.org/W2165100134","https://openalex.org/W2988996375","https://openalex.org/W4243056457","https://openalex.org/W4248118130","https://openalex.org/W6678849741"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W2125855853","https://openalex.org/W4245652312","https://openalex.org/W2145092870","https://openalex.org/W3148775727","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2360740901","https://openalex.org/W2178653557"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3,26,99,126],"a":[4,111],"methodology":[5,54,106],"for":[6,71,88],"software":[7,79],"estimation":[8,119],"to":[9,74,86,123],"enable":[10],"design":[11],"space":[12],"exploration":[13],"of":[14,22,30,36,47,59,78,129],"heterogeneous":[15,113],"multiprocessor":[16,31,51],"systems.":[17],"Starting":[18],"from":[19],"fork-join":[20],"representation":[21],"application":[23,37,48],"specification":[24],"along":[25],"high":[27],"level":[28],"description":[29],"target":[32,50],"architecture":[33,40],"and":[34,68,93],"mapping":[35,70],"components":[38],"onto":[39],"resource":[41],"elements,":[42],"it":[43,120],"estimates":[44],"the":[45,57,76],"performance":[46,83,125],"on":[49,110],"architecture.":[52],"The":[53,105],"proposed":[55],"includes":[56],"effect":[58],"basic":[60],"compiler":[61],"optimizations,":[62],"integrates":[63],"light":[64],"weight":[65],"memory":[66,92],"simulation":[67],"instruction":[69,73],"complex":[72],"improve":[75],"accuracy":[77],"estimation.":[80],"To":[81],"estimate":[82],"degradation":[84],"due":[85],"contention":[87],"shared":[89],"resources":[90],"like":[91],"bus,":[94],"synthetic":[95],"access":[96],"traces":[97],"coupled":[98],"interval":[100],"analysis":[101],"technique":[102],"is":[103,121],"employed.":[104],"has":[107],"been":[108],"validated":[109],"real":[112],"platform.":[114],"Results":[115],"show":[116],"that":[117],"using":[118],"possible":[122],"predict":[124],"average":[127],"errors":[128],"around":[130],"11%.":[131]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}